ANALOG INTEGRATED CIRCUITS


FUNDAMENTALS

APPLICATIONS

VIDEO COURSE STUDY GUIDE

Return for use by other employees

MAGNETIC PERIPHERALS INC.



RIGID DISK ENGINEERING

P.O. Box 12313 Oklahoma City, Oklahoma 73157

1984

THIS COURSE IS INTENDED FOR

- 1. Electrical engineers who have graduated some time ago and feel the need to refresh and update their knowledge on transistor circuits.
- 2. Electrical engineers who have graduated recently but feel the need to have a quick review and then go much more in depth and coverage than normally encountered in undergraduate study of transistor circuits.
- Other engineers and scientists who like to acquire the necessary knowledge on transistor circuits in a very short time.

THE GOALS OF THE COURSE ARE

- 1. Starting with the fundamentals, present a thorough and extensive understanding of the low-frequency behavior of the bipolar transistor.
- 2. Present and discuss in detail commonly used discrete and integrated analog circuits.
- 3. Provide design oriented practical information that can be used readily.
- 4. Provide the necessary tools, skills, and confidence for analyzing as well as designing analog transistor circuits.

HOW THE GOALS ARE ACHIEVED

- 1. By solving one practical circuit problem after another.
- By demonstrating the actual performance characteristics of some of the widely used circuits that are discussed.
- 3. By putting together circuits that are commonly used as building blocks to design more complex circuits.

SUGGESTED STUDY FORMAT

- 1. View the videotape.
- 2. Then try to reproduce all derivations on your own. Since the lectures are entirely on analysis and discussion of practical and useful circuits, being able to derive all the results by oneself demonstrates intimate knowledge and understanding of the circuits involved.

PREFACE

The course deals with bipolar transistor analog circuits that are essential in the design of a large variety of amplifiers. The entire series consists of 19 videotapes, averaging about 43 minutes in length, devoted to a thorough understanding of widely used amplifier circuits. For convenience, the series is divided into four modules.

Module A: Bipolar Transistor Fundamentals and Basic Amplifier Circuits.

The characteristics of diodes and bipolar transistors are presented and discussed. Then the small-signal equivalent circuits are derived. Large and small-signal characteristics of common-emitter, common-base, common-collector, and composite transistor amplifiers are derived and discussed. (Seven lectures with five demonstrations.)

Module B: Current Sources and Applications.

Widely used dc current sources are presented and discussed in detail.

(Four lectures with one demonstration.)

Module C: The Differental Amplifier.

The differential amplifier is discussed in detail. (Four lectures with three demonstrations.)

Module D: Class A, B, and AB Output Stages and uA741 Operational Amplifier.

Class A, class B, and class AB output stages are discussed in detail. Finally, the versatility of the circuits discussed in various modules is demonstrated by showing how they are put together in the design of the µA741 operational amplifier. (Four lectures with two demonstrations.)

PREREQUISITES

- 1. Working knowledge of circuit theory. Knowledge of Laplace transformation is not necessary.
- 2. Understanding of basic transistor circuits. Determined individuals can acquire this knowledge while taking this videotaped course since it covers the basics as well as more advanced material.

REFERENCES

- Analysis and Design of Analog Integrated Circuits, P.R. Gray and R.G. Meyer, Wiley 1977. This is a basic reference and can be used as textbook to supplement the videotaped lectures.
- 2. Basic Integrated Circuit Engineering, D.J. Hamilton and W.G. Howard, McGraw Hill, 1975.
- 3. Introduction to Integrated Circuits, V.H. Grinich and H.G. Jackson, McGraw Hill, 1975.
- 4. Applied Electronics, J.F. Pierce and T.J. Paulus, Bell and Howell, 1972.

Title page i								
This course is intended foriii								
The goals of the course areiii								
How the goals are achievediii								
Suggested study formatiii								
Prefaceiv								
Prerequisitesv								
Referencesv								
Table of contentsvi								
Lecture summariesvii-A→D								
Lecture 1. Characteristics of diodes and transistors1								
Lecture 2. The small-signal equivalent circuit of transistors10								
Lecture 3. The common-emitter amplifier								
Lecture 4. The common-base and the common-emitter amplifier.								
General analysis of transistor circuits24								
Lecture 5. Input and output equivalent circuits								
Lecture 6. CC-CC, CC-CE, and CE-CB amplifiers39								
Lecture 7. Biasing47								
Index								
Hseful formulas								

OPULE

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→D
	Lecture summariesvii
	Lecture 8. Dc current sources55
LE,	Lecture 9. Dc current sources63
	Lecture 10. Widlar and cascode current sources
	Lecture 11. The common-emitter amplifier with resistive and active
	loads79
	Index158
	Useful formulas160

MODULE

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→D
	Lecture summariesvii
_	Lecture 12. The differential amplifier87
DULE	Lecture 13. The differential amplifier (Cont'd)95
C	Lecture 14. The differential amplifier (Cont'd)
	Lecture 15. The differential amplifier (Cont'd)
	Index158
	Useful formulas160

	Title page i
	This course is intended foriii
	The goals of the course areiii
	How the goals are achievediii
	Suggested study formatiii
	Prefaceiv
	Prerequisitesv
	Referencesv
	Table of contentsvi-A→D
E	Lecture summariesvii
	Lecture 16. The class-A emitter-follower output stage
	Lecture 17. The class-A and class-B output stages
	Lecture 18. The class-AB output stage138
	Lecture 19. The µA741 operational amplifier147
	Index158
	Useful formulas160



1. Characteristics of diodes and transistors.

The pn junction diode equation is presented and discussed. The input and output characteristics of the bipolar transistor are derived from the Ebers-Moll model. Circuit models are obtained with $V_{\rm be}$ or $I_{\rm b}$ as a dependent parameter. Departures from the Ebers-Moll model are discussed.

<u>Demonstration</u>: The output voltage of a discrete transistor is compared with an integrated circuit.

2. The small-signal equivalent circuit of transistors.

Using the forward-active-region large-signal characteristics of the transistor, the small-signal input- and output- equivalent circuits are obtained. r_{π} , s_{m} , β , and r_{o} are defined graphically as well as mathematically.

3. The common-emitter amplifier.

The large-signal characteristics of the common-emitter amplifier with resistive load are presented. The small-signal characteristics are derived, and the expression of gain as a function of the operating point is obtained and plotted. The common-emitter amplifier with current-source load is discussed.

<u>Demonstration</u>: The transfer characteristics of common-emitter amplifiers with resistive and current-source loads are compared.

4. The common-base and the common-emitter amplifier.

General analysis of transistor circuits. The large-signal characteristics of the common-base and common-emitter amplifers are derived. The operating point of a transistor circuit having a resistance and a voltage source connected in series with each terminal lead and ground is obtained. The small-signal equivalent circuits facing each source are derived.

<u>Demonstration</u>: Distortions caused by voltage and current excitations are compared for small and not so small sinusoidal output-signal amplitudes.

- 5. Input and output-equivalent circuits. Input- and output-equivalent circuits for the common-emitter, common-base, and common-collector amplifiers are obtained with and without the r_0 of the transistor.
- 6. CC-CC, CC-CE, and CE-CB amplfiers. Equivalent circuits of composite CC-CC, CC-CE, and CE-CB transistors are obtained. The large- and small-signal characteristics of the cascode amplifier are derived.

<u>Demonstration</u>: The collector characteristics of the transistor are compared with the cascode-connected transistor.

7. Biasing. The power-supply sensitivities of base-current and base-voltage controlled-bias circuits are compared. Fixed collector-current bias circuits using one and two power supplies are given. The need for using dc current sources for biasing is shown.

<u>Demonstration</u>: Power supply sensitivities of fixed base-current and fixed base-voltage bias circuits are compared.



LECTURE SUMMARIES

- 8. Dc current sources. The ideal and actual dc current source characteristics are presented. Methods are given for measuring the output characteristic curve. Equivalent circuits of current sources using a single transistor with one or two power supplies are derived. The basic integrated circuit used for current source generation is introduced and discussed.
- 9. Dc current sources. Current sources based on a common reference are given. Causes for mismatches in current sources are discussed. The Widlar current source is introduced and its reduced dependence on power supply voltages is shown.
- 10. Widlar and cascode current sources. The output equivalent circuits of the Widlar and cascode current sources are derived. Different value current source circuits based on a common reference are given. A stabilized bias circuit for an amplifier is discussed.
 - <u>Demonstration</u>: The characteristics of a simple, a Widlar, and a cascode current source are compared.
- 11. The common-emitter amplifier with resistive and active loads. The largeand small-signal characteristics of the common-emitter amplifier are discussed graphically and analytically for three kinds of loads: resistive,
 ideal current source, and actual current source. The expression showing
 the dependence of the gain on the output operating point is derived.



LECTURE SUMMARIES

12. The differental amplfier. The large- and small-signal characteristics of the differential amplifier are derived. Input- and output-equivalent circuits are given.

Demonstration The transfer characteristics and the variations of the base-to-emitter voltages of the differential amplifier are displayed.

- 13. The differential amplifier. (Cont'd). The input is decomposed into the common-and difference-mode components, and the corresponding half circuits are obtained. The expressions for the common- and difference-mode gains are derived. The common-mode-rejection ratio is defined and a method for improving it is given. Mismatches in resistor and saturation current values are shown to result in the offset voltage.
- 14. The differential amplifier. (Cont'd). Offset current is defined and calculated. A method for measuring offset voltage and current is given. The input resistance and the gain of two differential amplifiers are compared. A differential amplifier with an active load is presented and the effect of mismatches in saturation currents on the output voltage is calculated.

 Demonstration: A method for measuring ratios of saturation currents is given.
- 15. The differential amplifier. (Cont'd). The common- and difference-mode gains of the differential amplifier with active load are calculated. The expression for the offset voltage is obtained. A current difference amplifier using a single power supply is presented and discussed.

 Demonstration: The transfer characteristics of the differential amplifier

with active load is displayed. The effect of mismatches in saturation currents is demonstrated.



LECTURE SUMMARIES

16. The class-A emitter-follower output stage. The transfer characteristic of the class-A emitter-follower output stage is derived and plotted. The small-signal gain is calculated and is shown to be practically constant regardless of the value of the collector current. Expressions for instantaneous and average output power and power conversion efficiency are obtained.

<u>Demonstration</u>: The transfer characteristic and input and output waveforms of the class-A output stage are demonstrated.


- 17. The class-A and class-B output stages. Instantaneous and average power dissipation expressions for the class-A output stage are obtained and plotted. The points for maximum collector power and standby collector power dissipation are shown on the load line. The transfer curve of the class-B emitter-follower output stage showing crossover distortion is presented. Various waveforms needed for power calculations are given, and the power conversion efficiency is obtained.
- 18. The class-AB output stage. The transfer characteristic of the class-AB output stage is derived as a function of the base-to-base voltage, and it is plotted to show how crossover distortion can be eliminated. Means for generating the base-to-base voltage are presented and discussed.

<u>Demonstration</u>: The transfer characteristics and waveforms associated with the class-AB amplifier are demonstrated.

19. The μΑ741 operational amplifier. The μΑ741 operational amplifier is used as an example to show how the various circuits presented and discussed in previous lectures are put together to design an integrated circuit operational amplifier. With the two inputs grounded and the output at zero, all quiescent currents are calculated. Then, the amplifier is partitioned into the input differential stage, the intermediate gain stage, and the output stage. The small-signal input— and output— equivalent circuits are calculated for each stage and then put together to determine the overall gain. Feedback is used to stabilize the gain.

FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

MODULE A
Bipolar Transistor Fundamentals
& Basic Amplifier Circuits



Colorado State University Engineering Renewal & Growth Program

L1: Comparison of a Discrete Transistor Circuit with an Integrated Circuit



Voltmeter Reading

Discrete: 380 mV

Integrated Circuit: 12mV

Demostration

Integrated Circuits


<u>Advantages</u>

- 1. Circuits containing a large number of elements can be fabricated as a unit on a chip.
- 2. Size, weight, and cost are reduced.
- 3. Devices of the same kind have well-matched characteristics. (Ratios of identical resistor values or identical transistor saturation currents are close to unity.)
- 4. Device characteristics are quite uniform and track well with temperature. (Base-to-emitter voltages of transistors located on isothermal lines change by the same amount and almost at the same time with changes in temperature.)

Disadvantages:

- 1. Inflexibility. Once manufactured, component values cannot be changed.
- 2. Obsolute values cannot be attained precisely. (Resistor values may be 25% off the desired values.)
- 3. Choice of component values is restricted. (1MD resistor values and 0.14F capacitor values are impractical.)
- 4. Inductors are mavailable.
- 5. Compatible active devices are difficult to obtain. (Complementary NPN and PNP bipolar transistors of equal quality are difficult to fabricate on the same chip.)

The Idealized pn Junction Diode



I_s = saturation current

V_T = thermal voltage = kT

k = Boltzmann's constant

T = absolute temperature

q = electronic charge

[more generally I=I_s(e^{πν}-1)

where η=1~2]

Only one constant, Is, is needed to characterize the diode.

Is is a strong function of temperature (for Si at room temp., Is doubles every 10°C)

at fixed I, V decreases approx. 2mV/°C.

$\frac{\underline{I}}{I_{5}}$ $V (mV)$	107	10	10	10	10	1012
V (mV)	419	479	539	599	659	718

For $\frac{V}{V_{T}} \leq -5$ (corresponding to $V \leq -130 \,\text{mV}$ at room temp.), $e^{\frac{V}{V_{T}}} \leq 0.0067$. $I \cong -I_{S}$ For $\frac{V}{V_{T}} \geq 5$ (corresponding to $V \geq 130 \,\text{mV}$ at room temp.) $e^{\frac{V}{V_{T}}} \geq 148.41$. $I \cong I_{S}e^{\frac{V}{V_{T}}}$

From now on, when the diode is conducting $I=I_Se^{\frac{V}{T}}$. (We shall keep in mind that this equation is inaccurate for very small currents; in particular, it predicts $V=-\infty$ to make I=0, which of course is wrong since it takes V=0 to make I=0.)


Let I_o represent the diode current when the voltage across is V_o , i.e., $I_o = I_s e^{\frac{V_o}{V_T}}$

If the voltage is changed from Vo to Vo+AV, the wrient becomes

I =
$$I_s e^{\frac{V_o + \Delta V}{V_T}} = (I_s e^{\frac{\Delta V}{V_T}}) e^{\frac{\Delta V}{V_T}} = I_o e^{\frac{\Delta V}{V_T}}$$

For $\Delta V = 18 \,\text{mV}$, $I = I_0 \, e^{18/26} = 1.998 \, I_0 \cong 2 \, I_0$

For
$$\Delta V = 60 \text{ mV}$$
,
 $I = I_0 e^{60/26} = 10.051 I_0 \approx 10 I_0$




- 1. It takes a change of 18 mV to double the diode current.
- 2. It takes a change of 60 mV to change the diode current by a factor of 10.

$$\frac{I}{I_s} = e^{\frac{V}{V_T}} \qquad ln \frac{I}{I_s} = \frac{V}{V_T}$$


V=Y-lu =


Calso, $\ln I = \ln I_s + \frac{V}{V_T}$. Hence, when I is plotted vs. V on semi-log paper, a straight line with a slope of $\frac{1}{V_T}$ results. The I-oxis intercept is I_s , the naturation current.

a best straight line fit (dashed) can be drawn to characterize the actual (solid) diode curve. The two curves match very well over at least three to four decades of current.



The Idealized Transistor





$$\begin{cases} I_c = d_F I_{DE} - I_{DC} = d_F I_{ES} (e^{\frac{V_{DE}}{V_T}} - 1) - I_{cS} (e^{\frac{V_{BC}}{V_T}} - 1) \\ I_E = I_{DE} - d_R I_{DC} = I_{ES} (e^{\frac{V_{DE}}{V_T}} - 1) - d_R I_{cS} (e^{\frac{V_{BC}}{V_T}} - 1) \end{cases}$$

$$\begin{split} I_{B} &= I_{E} - I_{C} = \left(1 - d_{F}\right) I_{ES} \left(e^{V_{T}} - I\right) + \left(1 - d_{R}\right) I_{CS} \left(e^{V_{T}} - I\right) \; ; \quad V_{BC} = V_{BE} - V_{CE} \\ d_{F} I_{ES} &= d_{R} I_{CS} = I_{S} \; \text{ typical values of } I_{S} = 10^{-15} - 10^{-14} \; A \\ \beta_{F} &= \text{ forward beta} = \frac{d_{F}}{I - d_{F}} \qquad \beta_{R} = \text{ inverse beta} = \frac{d_{R}}{I - d_{R}} \\ \beta_{F} &= \begin{cases} 50 - 500 \; \text{NPN} \\ 10 - 100 \; \text{PNP} \end{cases} \qquad \beta_{R} = 1 - 5 \end{split}$$

$$\begin{cases} I_{B} = \frac{T_{S}e^{\frac{V_{BE}}{V_{T}}}}{\beta_{F}} \left(1 + \frac{\beta_{F}}{\beta_{R}}e^{-\frac{V_{CE}}{V_{T}}}\right) - I_{S}\left(\frac{1}{\beta_{F}} + \frac{1}{\beta_{R}}\right) \\ I_{C} = I_{S}e^{\frac{V_{BE}}{V_{T}}} \left(1 - \frac{1 + \beta_{R}}{\beta_{R}}e^{-\frac{V_{CE}}{V_{T}}}\right) + \frac{I_{S}}{\beta_{R}} \end{cases}$$
 exact eqs.

assume $V_{CE} \ge 10V_T$ (260mV); then $\frac{\beta_E}{\beta_0} e^{-\frac{V_{CE}}{V_T}} \angle 1$, $\frac{1+\beta_R}{\beta} e^{-\frac{V_{CE}}{V_T}} \angle 1$


$$\begin{cases}
I_{B} \cong \frac{I_{S}e^{\frac{V_{E}}{V_{T}}}}{\beta_{F}} - I_{S}(\frac{1}{\beta_{F}} + \frac{1}{\beta_{R}}) \\
I_{C} \cong I_{S}e^{\frac{V_{AF}}{V_{T}}} + \frac{I_{S}}{\beta_{R}}
\end{cases}$$


assume further e 17 >> 1+ BE (thus excluding very small currents)

$$\begin{cases} I_{B} \cong \frac{I_{5}e^{\frac{NE}{V_{T}}}}{\beta_{F}} \\ I_{c} \cong I_{5}e^{\frac{NE}{V_{T}}} \end{cases}$$

 $\begin{cases} I_{B} \cong \frac{I_{SE}}{\beta_{F}} \\ I_{C} \cong I_{SE} \end{cases} \xrightarrow{\text{approx. eqs that will be used hence forth} \\ I_{C} \cong I_{SE} \xrightarrow{V_{T}} \end{cases} \xrightarrow{\text{in the forward active region}}$

The Imput Characteristics







These characteristics are also temperature dependent: approx. -2mV/°C at eon - stant I_B.

The Output Characteristics

VBE held constant



 $I_c = I_s e^{\frac{V_{BE}}{V_T}}$ (forward active region)



α


Nonetheless, & will be assumed constant.

0

L2: Small-Signal Equivalent Circuit


Signal Notation

dc: upper-case symbol with upper-case subscript – I_B , V_{CE} 5 mall signal: lower-case symbol with lower-case subscript – i_b , v_{ce} total: upper-case symbol with lower-case subscript – I_b , V_{ce}



Imput Model

1. Graphical



2. Mathematical Model

In the forward active region $I_b = \frac{I_s}{\beta} e^{\frac{V_{be}}{4}}$. We also know that $I_b = I_B + i_b$.

Since $V_{be} = V_{BE} + v_{be}$ and $e^{2} = 1 + x$ for |x| << 1, we can write

$$I_{b} = \frac{I_{s}}{\beta} e^{\frac{V_{BE} + V_{be}}{V_{T}}} = \frac{I_{s}}{\beta} e^{\frac{V_{BE}}{V_{T}}} e^{\frac{V_{be}}{V_{T}}} \simeq \frac{I_{s} e^{\frac{V_{BE}}{V_{T}}}}{\beta} (1 + \frac{V_{be}}{V_{T}}) \quad \text{for } |\frac{V_{be}}{V_{T}}| \ll 1.$$

Even for Vbe=10mV, the approx. value given by (1+ \frac{v_{te}}{V_{T}})=1+\frac{10}{26}=1.38 is within 6%. of the exact value given by ever e = 1.47. So for small signals, Nbel < 10mV,

$$I_{b} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\frac{\beta}{F}V_{T}} + \frac{U_{be}}{\frac{\beta}{F}V_{T}} = I_{B} + \frac{U_{be}}{r_{T}} \quad \text{where} \quad I_{B} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\frac{\beta}{F}} \quad \text{and} \quad r_{T} = \frac{\beta V_{T}}{I_{s}e^{\frac{V_{BE}}{V_{T}}}} = \frac{V_{T}}{I_{B}}$$

What is zo? $I_b = \frac{I_s}{\beta} e^{\frac{V_{be}}{V_T}}$ dIb = Ise 4 | Vbe dVbe BYT | V dIb = Ise VT = IB = IT

ro Varies with operating point

at room Lemp.


$$r_{\text{T}} = \frac{V_{\text{T}}}{I_{\text{B}}} = \frac{26 \times 10^{-3}}{I_{\text{B}}} \Omega = \frac{26 \times 10^{-3}}{I_{\text{B},\text{A}} \times 10^{-6}} \Omega$$


$$r_{\text{T}} = \frac{26\times10^3}{I_{\text{BuA}}} \Omega = \frac{26}{I_{\text{BuA}}} \text{K} \Omega$$

3. Circuit model

Output Model

1. <u>Graphical</u>





2. <u>Mathematical Model</u>


a) In the forward active region $I_c = I_s e^{\frac{V_{be}}{V_T}} (I + \frac{V_{ce}}{V_A}) = I_c + i_c$ $I_c = I_s e^{\frac{V_{BE} + V_{be}}{V_T}} (I + \frac{V_{CE} + V_{ce}}{V_A}) = I_s e^{\frac{V_{be}}{V_T}} e^{\frac{V_{be}}{V_T}} (I + \frac{V_{ce}}{V_A})$ $\approx I_s e^{\frac{V_{BE}}{V_T}} (I + \frac{V_{be}}{V_A}) (I + \frac{V_{ce}}{V_A} + \frac{V_{ce}}{V_A})$ second-order effect; neglect this term $= I_s e^{\frac{V_{BE}}{V_T}} (I + \frac{V_{ce}}{V_A}) + I_s e^{\frac{V_{BE}}{V_T}} (I + \frac{V_{ce}}{V_A}) \frac{V_{be}}{V_T} + I_s e^{\frac{V_{BE}}{V_T}} \frac{V_{ce}}{V_A} + I_s e^{\frac{V_{ce}}{V_T}} \frac{V_{ce}}{V_A}$ $\approx I_c + g_m v_{be} + \frac{v_{ce}}{v_o} \quad \text{where} \quad I_c = I_s e^{\frac{V_{ae}}{V_T}} (I + \frac{V_{ce}}{V_A}) , \quad g_m = \frac{I_c}{V_T}, \quad t_o = \frac{V_A}{I_s e^{\frac{V_{ae}}{V_T}}}$

What is gm?


Yf vce=0,

$$I_c = I_c + g_m v_{be}$$


ie



←Ic+gm^vbe



9m is the short-circuit (vce=0) transconductance



ro varies with operating point. The higher It the lower ro.

b) In terms of changes in I_b and V_{ce} In the forward active region $I_c = \beta I_b (1 + \frac{V_{ce}}{V_A}) = I_c + i_c$ $I_c = \beta (I_B + i_b) (1 + \frac{V_{ce} + V_{ce}}{V_A}) = \beta I_B (1 + \frac{V_{ce}}{V_A}) + \beta I_B \frac{V_{ce}}{V_A} + \beta I_b \frac{V_{ce}}{V_A} + \beta I_b \frac{V_{ce}}{V_A}$ $\cong I_c + \frac{V_{ce}}{V_A} + \beta'_F i_b$ where $I_c = \beta I_B (1 + \frac{V_{ce}}{V_A})$, $I_c = \frac{V_A}{\beta I_B}$, $I_c = \beta I_B (1 + \frac{V_{ce}}{V_A})$ Comparing the a and b results we see that $I_c = I_c + g_m V_b + \frac{V_{ce}}{V_a} = I_c + \frac{V_{ce}}{V_a} + \beta'_F i_b$.

Henre Bib=gmvbe Since vbe=ibrn, B'=gmrn



What is ro? (alternative definition) $I_{c} = I_{c} + \frac{v_{ce}}{v_{o}}$ $I_{c} = I_{c} + \frac{v_{ce}}{v_{o}}$ $I_{e} = \frac{V_{A}}{l_{E}} = \frac{V_{A} + V_{CE}}{I_{C}}$ $I_{e} = \frac{V_{A}}{l_{E}} = \frac{V_{A} + V_{CE}}{I_{C}}$ $I_{e} = \frac{V_{A} - V_{A} + V_{CE}}{I_{C}}$


It is worth repeating: ro varies with operating point.


What is
$$\beta'$$
?

If $v_{ce} = 0$,

$$I_c = I_d + \beta' i_b$$

$$i_c$$






B' is the short-circuit (vce=0) current gain


Henceforth the symbol β will be used to designate β' . β' daes not" depend on operating point. β' daes because constant Is lines are not parallel.

Circuit Model

small-signal model: ic= gmvbe + vce = Bib + vce

The complete model






Convention to be used for PNP transistor

L3: The Common-Emitter Amplifier with Resistive Load

Simplified analysis (Ignoring Early effect, i.e., ro=00)




This equation is not valid for very small currents because (etr_1) has been replaced by evr.

What is the small-signal gair?

Find the slope of the Vo Vs Vi curve.

Small-signal gain =
$$\frac{dV_0}{dV_i} = A_v = -\frac{R_c I_s e^{\frac{V_i}{V_T}}}{V_T} = \frac{V_{cc} - V_c}{V_T}$$




How much DVi does it take to drive the output from 0.99Vcc to 0.01Vcc?

$$\begin{cases}
0.99 \, V_{CC} = V_{CC} - R_c \, I_S e^{\frac{V_i}{V_T}} \\
0.01 \, V_{CC} = V_{CC} - R_c \, I_S e^{\frac{V_i + \Delta V_i}{V_T}}
\end{cases}$$

$$\Delta V_i = V_c \, I_S e^{\frac{V_i}{V_T}}$$


$$\simeq 120 \, \text{mV}$$

Independent of Vacand Ra, it takes 120mV.



alternative Derivation of small-signal game

Use the small-signal model




$$V_0 = -g_m v_i R_c$$

$$A_v = \frac{v_0}{v_i} = -g_m R_c = -\frac{r_0}{V_r} R_c$$


Av max occurs when I = I max which occurs when the transistor is sat.

More exact analysis (Including the Early effect)



$$V_{o} = V_{cc} - R_{c}I_{c} = V_{cc} - R_{c}I_{s}e^{V_{c}}(1 + \frac{V_{o}}{V_{A}})$$

$$V_0 = V_{cc} \frac{1 - \frac{R_c I_s}{V_{cc}} e^{\frac{V_i}{V_T}}}{1 + \frac{R_c I_s}{V_A} e^{\frac{V_i}{V_T}}}$$



△Vi to drive Vo from 0,99 Vcc to 0.01 Vcc:

$$\Delta V_i = V_T - \ln \left[99 \left(\frac{0.99 V_{cc} + V_A}{0.01 V_{cc} + V_A} \right) \right]$$


For Vcc=15V, VA=120V


$$\Delta V_i = 123 \,\text{mV}$$

$$A_{v} = \frac{dV_{o}}{dV_{i}} = -\frac{R_{c}I_{s}e^{\frac{V_{c}}{V_{T}}}}{V_{T}} \left[\frac{1 + \frac{V_{cc}}{V_{A}}}{\left(1 + \frac{R_{c}I_{s}}{V_{A}}e^{\frac{V_{c}}{V_{T}}}\right)^{2}} \right]$$
Since $R_{c}I_{s}e^{\frac{V_{c}}{V_{T}}}(1 + \frac{V_{o}}{V_{A}}) = V_{cc} - V_{o}$, we obtain

$$A_{v} = -\frac{(V_{cc} - V_{o})(V_{A} + V_{o})}{V_{T}(V_{A} + V_{cc})}$$

The Av vs. Vo curve is a parabola with center at $V_0 = \frac{V_0 - V_0}{2}$. Therefore two cases are of interest: Vcc < Va and Vcc > Va.






|Av|max occurs at sat.

| Avimax occurs at Vac-VA

In either case |Av| is less than predicted by the tangent drawn to the parabola at Vo=Vac. This tangent represents the |Av| vs. Vo curve for VA=00. More gain is obtainable if Vac ≥VA.

Alternative desirvation of gain using the small-signal model



$$v_0 = -g_m v_i \frac{r_0 R_c}{r_0 + R_c}$$

$$A_{v} = \frac{v_{o}}{v_{c}} = -\frac{q_{m} \frac{r_{o} R_{c}}{r_{o} + R_{c}}}{r_{o} + R_{c}}$$


operating point, use $g_m = \frac{I_c}{V_T}$ and $r_o = \frac{V_A + V_{CE}}{I_c} = \frac{V_A + V_{CC} - R_c I_c}{I_c}$ and obtain $A_{v} = -\frac{I_{c}R_{c}(V_{A} + V_{cc} - I_{c}R_{c})}{V_{T}(V_{A} + V_{cc})} = -\frac{(V_{cc} - V_{c})(V_{A} + V_{c})}{V_{T}(V_{A} + V_{cc})}$ which agrees with previous result.

Example: What is the gain if $V_{cc}=15V$ and $V_A=120V$? Choose operating point to maximize the gain. Assume small-signal operation.

$$A_{v} = -\frac{(V_{cc} - V_o)(V_A + V_o)}{V_T(V_A + V_{cc})} = -\frac{(15 - V_o)(120 + V_o)}{0.026(120 + 15)} = -\frac{(15 - V_o)(120 + V_o)}{3.51}$$

Since Vcc < VA, maximum gain occurs at sat. So, Vo=VcEsat ≅0 $A_v \cong -\frac{15 \times 120}{3.51} = -512.8$ To achieve this gain, make $I_c R_c \cong 15 V$. Note that the IgRc product (not the individual values of Reaud Ia) determines the gair, maximum or otherwise.

The Common-Emitter Amplifier with Current-Source Load



For proper operation

Vc5 > VcE sat

Vo=(Vcc+IoRo)-RoIc=(Vcc+IoRo)-RoIse (1+Vo)

$$V_0 = V_{cc} \frac{\left(1 + \frac{I_0 R_0}{V_{cc}}\right) - \frac{I_5 R_0}{V_{cc}} e^{\frac{V_i}{V_T}}}{1 + \frac{I_5 R_0}{V_A} e^{\frac{V_i}{V_T}}}$$


 $_{r}$ $V_{cesat} \leq V_{o} \leq V_{cc} - V_{cesat}$


To drive Vo from Vcc-VcEsat ≈ Vcc to VcEsat ≈ D
requires a ΔV_i of $\Delta V_i = V_T ln [1 + \frac{Vcc}{V_A})(1 + \frac{Vcc}{I_0R_0})$


For Va=15V, VA=120V, To=100UA, Ro=IMIL, AVi = 6.7mV

If $V_{cc}=15V$, $I_{o}=100\mu A$, and $R_{o}=1M\Omega$, $V_{cc}+I_{o}R_{o}=115V$.

An effective power supply voltage of 115V is obtained using an actual power supply roltage of only 15V.








- 1. Onset of conduction is pretty much independent of Rs.
- 2. The larger Rs, the more linear the Vo vs Vi curve and the smaller the vincremental gain

Current Source Drive



 $V_{0} = V_{cc} - R_{c}I_{c}$ $= V_{cc} - R_{c}I_{s}e^{\frac{V_{i}}{V_{f}}}(1 + \frac{V_{0}}{V_{A}})$ $But I_{s}e^{\frac{V_{i}}{V_{f}}} = \beta I_{B} = \beta I_{i}$ $V_{0} = V_{cc} - R_{c}\beta I_{i}(1 + \frac{V_{0}}{V_{A}})$ V_{less}


$$V_0 = V_{CC} \frac{1 - \frac{\beta_F R_c I_i}{V_{CC}}}{1 + \frac{\beta_F R_c I_i}{V_A}}$$

$$V_{CESOT} \leq V_0 \leq V_{CC}$$

For $V_{A=0}$ V_{o} V_{s} I_{i} curve is linear with slope $-\beta_{F}R_{c}$.

22


Demonstration: Common-emitter Auglifier



Vo vs Vi

- 1. Rs=0, Rc=1K Vary Vcc
- 2. Rs=0, Vcc=15V Change Rc from 1K to 51K
- 3. Rc=1K, Vcc=15V Change Rs from 0 to 10K
- 4. Rs=0, Va=15V Current-source load

L4: Comparison of distortion caused by current and voltage excitations




- Assume 1. Voide = Vozde = Vode (adjust Ide and Vde to obtain this result)
 - 2. Voiacm = Vozacm = Vom (adjust Im and Vm to obtain this result when output amplitude is small)
 - 3. VA >> Vcc

Assumption 1 is satisfied if

 $\frac{\beta I_{dc} = I_{se} \frac{V_{dc}}{V_{T}} = I_{c}}{\beta I_{m} = I_{se} \frac{V_{dc}}{V_{T}} \frac{V_{m}}{V_{T}} = \frac{I_{c}}{V_{T}} V_{m} = g_{m} V_{m} \text{ which}}$ simplifies to $V_{m} = I_{m} r_{TT}$


Assumption 2 is salisfied if


Note that Asinx + asin2x



With this drawing in mind, we can now draw the Voi (current-source drive) and Voz (voltage-source drive) outputs for small and not so small peak to-peak swings


Small peak-to-peak suring





For the same peak-to-peak output swing, the current source drive produces less distortion.

Demostration: Distortion comparison




Q1 base is fed from a high resistance source (989K 111.89M); therefore drive approximates a current rource. Q2 base is fed from a low resistance source (10.1211226-2112.27K); therefore drive approximates a voltage source.

- 1. With Vi=0, adjust Vac around 14V to make Vo1=Vo2 ≈ 7.5V.
- 2. With Vi a small sine wave, Voi and Voz outputs show no noticeable distortion.
- 3. As Vi is increased in amplitude, the Voz output starts showing noticeable distortion.

The Common-Base Cumplifier

For
$$R_{s=0}$$
, $V_{o} = V_{cc} - R_{c} I_{s} e^{V_{r}} \left(1 + \frac{V_{ce}}{V_{A}}\right) = V_{cc} - R_{c} I_{s} e^{-\frac{V_{c}}{V_{r}}} \left(1 + \frac{V_{o} - V_{c}}{V_{A}}\right)$



$$V_{0} = \left[\frac{1 - \frac{R_{c} I_{s} e^{-\frac{V_{c}}{V_{r}}} (V_{A} - V_{i})}{V_{A}} V_{cc}}{1 + \frac{R_{c} I_{s} e^{-\frac{V_{i}}{V_{r}}}}{V_{A}}} \right] V_{cc}$$


The Common-Collector amplifier

Vo = ReIe = Re
$$\frac{\beta+1}{\beta_F}$$
 Ic

 $V_0 = ReIe = Re\frac{\beta+1}{\beta_F}$ Ic

 $V_0 = \frac{\beta+1}{\beta_F}$ Re Is $e^{\frac{V_0-V_0}{V_A}}$ (1+ $\frac{V_{CC}-V_0}{V_A}$)

For $P_0 = \frac{P_0-P_0}{P_0}$ For $P_0 = \frac{P_0-P_0}{P_0}$ for $0 \le V_0 \le V_{CC}-V_{CESSEL}$




General Analysis of Resistive Transistor Circuits

Transistor lircuits are analyzed with two specific objectives in mind:


- 1. To determine bias values that establish the a point
- 2. To calculate the small-signal gain about the a point

A typical transistor circuit can be represented by




N₁, N₂, and N₃ contain resistors and independent voltage and current sources. Note that feedback between the base, collector, and emitter leads are not considered here.

The first step in the analysis is to Simplify the given circuit by obtaining the Thévenin (or Norton) equivalent circuits facing the transistor between 1. base and ground 2. emiller and ground and 3. collector and ground. The result is:



Operating Point Calculation: Represent the transistor by the large signal model and use only the dc components of the three voltage sources.



Note that in the expression for IB and hence I everything is known except VBE. However, we know that for Si transistors operating in the forward active region VBE = 0.6-0.7%. This small uncertainity does not have any significant effect in the determination of IB particularly when VBB+VEE >> VBE, which is the usual situation.

From the sum of voltages around the input loop offair

$$V_{BB}-I_{B}R_{B}-V_{BE}-I_{B}(1+\beta)R_{E}+V_{EE}=0$$


$$I_{B} = \frac{V_{BB} + V_{EE} - V_{BE}}{R_{B} + (1+\beta)R_{E}}, \quad I_{C} = \beta I_{B}$$

The aim of biasing is to fix I such that it is practically independent of B ot the transistor which may vary a lot from one transistor to another. This aim can be achieved if B+1≅B and (1+B)RE>>RB) in which ease Is becomes


 $I_{\zeta} \cong \frac{V_{BB} + V_{EE} - V_{BE}}{R_{E}}$ Stated differently, if the valtage across RB

can be made negligible relative to the voltage across RE, then It is fixed by YBB, VEE, and KE.

Small-signal Response: Represent the transistor by the small-signal model and use only the variational components of the three input voltage sources.



Equivalent circuit facing source v_z Suice $i_e = i_b(1+\beta)$, we obtain




Equivalent circuit facing source v,

From the input loop we obtain

 $V_1 = \lambda_b (R_B + r_{TT}) + \lambda_b (1+\beta) R_E + V_2$

KB+Zπ+(1+β)KE

Note that v₃ has no influence on the base circuit




Equivalent circuit facing source v_3 Since $i_c = \beta i_b$, we obtain

$$\frac{\lambda_{e} = \frac{\beta(v_{i} - v_{z})}{R_{g} + n_{ff} + (1 + \beta)R_{E}} \qquad \qquad \downarrow c$$

$$\frac{\beta(v_{i} - v_{z})}{R_{g} + n_{iff} + (1 + \beta)R_{e}} \qquad \qquad \downarrow c$$

Even with RE present, source v3 in the callector has no influence on any of the currents.

L5: Analysis of CE amplifier with Roand Reincluded (small signal)



ro assumed to be infinite

The input equivalent circuit is: v_i ↓ r_{π} + (1+ β) R_{ϵ} Source v_i sees a high input resistance:


Load Re sees au <u>infinite</u> output resistance

The gain is:
$$A_v = \frac{v_0}{v_i} = \frac{-\beta i_b R_c}{v_i} = \frac{\beta R_c}{R_B + 2\pi + (1+\beta)R_E}$$

The presence of RE reduces the gain (this is called emitter degeneration).

$$|Av|_{max} = |Av|_{R_B = R_E = 0} = + \frac{\beta R_c}{r_T} = + g_{max} R_c = \frac{I_{d,max}}{V_T} R_c = \frac{V_{cc}}{V_T}$$
 which occurs when Q is at the current gain $\dot{\omega} = \frac{\dot{i}_c}{\dot{i}_b} = \beta$

Unalysis of CB Amplifier with Ro and Reincluded (small signal)



ro assumed to be infinite

The input equivalent circuit is:
$$v_i$$

$$= \frac{R_E \stackrel{ie}{=} }{R_B + r_T}$$

$$= \frac{R_B + r_T}{1 + \beta}$$

Source vi sees a low $R_E + \frac{R_B + r_{\pi}}{1 + \beta}$


The output equivalent circuit is: \(\beta \) in \(\beta \)

FR output resistance Load Rc sees an infinite

The voltage gain is:
$$A_v = \frac{v_o}{v_i} = \frac{-\frac{\beta}{1+\beta}i_eR_c}{-i_e(R_E + \frac{R_B + 2\pi}{1+\beta})} = \frac{\beta R_c}{r_{\pi} + R_B + (1+\beta)R_E}$$

The source and base resistances reduce the gain.

analysis of CC amplifier with Ro and RE included (small signal)



ro assumed to be infinite

Source vi sees a high 77+ (HB) RE


Load RE sees a low

The voltage gain is $A_v = \frac{V_0}{V_i} = \frac{R_E}{R_E + \frac{R_B + 2\pi}{L}}$


The voltage gain is less than 1. If $R_E \gg \frac{R_B + r_B}{1 + \beta}$ (the usual situation), then $A_v \cong 1$.

The current gain is
$$\frac{ie}{ib} = 1+\beta$$


Input equivalent circuit including the effect of ro (small signal)



To determine veg, calculate the open-circuit voltage voc at the input.



To determine Reg, let $v_2=v_3=0$ and calculate resistance seen at input.




Use superposition to obtain

$$\frac{i_{b}}{r_{m} + \frac{R_{E}(r_{o} + R_{c})}{R_{E} + r_{o} + R_{c}}} - \beta i_{b} \frac{r_{o} \frac{R_{E}}{R_{E} + r_{m}}}{r_{o} + R_{c} + \frac{r_{m}R_{E}}{r_{m} + R_{E}}}$$

$$Reg = \frac{v}{i} = \frac{v}{i_{b}} = \frac{r_{o}[r_{m} + R_{E}(l + \beta)] + r_{m}R_{E} + r_{m}R_{c} + R_{c}R_{c}}{R_{E} + R_{c} + r_{o}}$$


Thévenin Input Equivalent Circuit (small signal)




Discussion:

The most significant effect of ro is that it provides coupling between output and input circuits. As a result changes in the collector circuit influence the base circuit. A voltage proportional to v_3 is fed back as long as $R_E \neq 0$.


Output equivalent circuit including the effect of ro (small signal)



To determine veg, calculate the open-circuit output voltage voc.



To determine Reg, let $v_1 = v_2 = 0$, and calculate resistance seen at output.



$$\begin{split} \mathcal{L}_{b} &= \frac{v_{1} - v_{2}}{R_{B} + r_{\Pi} + R_{E}} \\ v_{oc} &= v_{2} + i_{b} R_{E} - \beta i_{b} r_{o} = v_{a} + \frac{(v_{1} - v_{2})(R_{E} - \beta r_{o})}{R_{B} + r_{\Pi} + R_{E}} \\ \end{split}$$

$$\begin{split} v_{oc} &= \frac{v_{2}(R_{B} + r_{\Pi} + \beta r_{o}) - v_{1}(\beta r_{o} - R_{E})}{R_{B} + r_{\Pi} + R_{E}} = v_{eq} \end{split}$$


$$i_{b}=-i\frac{R_{E}}{R_{B}+r_{\Pi}+R_{E}}$$

$$v=(i-\beta i_{b})r_{o}+\lambda\frac{R_{E}(R_{B}+r_{\Pi})}{R_{E}+R_{B}+r_{\Pi}}=i\left[r_{o}(1+\frac{\beta R_{E}}{R_{B}+r_{\Pi}+R_{E}})+\frac{R_{e}(R_{B}+r_{\Pi})}{R_{E}+R_{B}+r_{\Pi}}\right]$$

$$R_{e}=r_{o}\left[1+\frac{R_{E}(\beta+\frac{R_{B}+r_{\Pi}}{r_{o}})}{R_{B}+r_{\Pi}+R_{E}}\right]$$

37

Thévenin and Norton Output Equivalent Circuits (small signal)



Thévenin Equivalent Circuit

Norton Equivalent Circuit

$$r_{0}\left[+\frac{R_{E}\left(\beta+\frac{R_{B}+r_{\Pi}}{r_{0}}\right)}{R_{B}+r_{\Pi}+R_{E}}\right]=R_{eq}$$

$$\frac{v_{2}\left(\beta r_{0}+R_{B}+r_{\Pi}\right)-v_{1}\left(\beta r_{0}-R_{E}\right)}{R_{B}+r_{\Pi}+R_{E}}$$

$$\frac{v_{1}\beta\left(1-\frac{R_{E}}{\beta r_{o}}\right)-v_{2}\beta\left(1+\frac{R_{B}+z_{\pi}}{\beta r_{o}}\right)}{\left[R_{B}+z_{\pi}+\left(1+\beta\right)R_{E}\right]\left\{1+\frac{R_{E}\left(R_{B}+z_{\pi}\right)}{z_{o}\left[R_{B}+z_{\pi}+\left(1+\beta\right)R_{E}\right]}\right]}$$

$$=\frac{1}{2}$$

Discussion of output equivalent circuit (small signal)

- 1. The output behaves like an ideal current source only when ro= 00. Can be used as a difference amplifier.
- 2. The output behavest <u>least</u>
 <u>like a current source</u>
 when R_E=0. Cannot be used
 as a difference amplifier.
- 3. If REKBro and RotroKBro, the output equivalent circuit to an excellent approximation is:


Further increase in output resistance results if RB is kept low. In particular, for RB+rT << RE, the circuit simplifies to:

$$\frac{\beta(v_1-v_2)}{R_{\beta}+n_{\Pi}+(1+\beta)R_{E}}$$

$$\frac{\beta \left[v_{1} - v_{2} \left(1 + \frac{R_{B} + r_{1T}}{\beta r_{0}} \right) \right]}{R_{B} + r_{1T}} = \sum_{i=1}^{\infty} r_{0}$$

$$\frac{\beta (v_i - v_i)}{R_{B} + n_{\Pi} + (1 + \beta)R_{E}} = \sum_{n=1}^{\infty} r_o (1 + \frac{\beta R_{E}}{R_{B} + n_{\Pi} + R_{E}})$$

L6: Output equivalent circuit for current-source excitation (small signal)



Use the Norton equivalent circuit given on p37 with
$$V_1 = i_1 R_B$$
 and $V_2 = 0$ and obtain $V_3 = 0$ and $V_4 = 0$ and $V_5 = 0$ and $V_6 =$


If the current-source excitation is ideal, i.e. R₈₌₀₀, ieg and Reg can be simplified to

$$ieq = \frac{ii\beta(1 - \frac{RE}{\beta r_0})}{1 + \frac{RE}{r_0}}$$

$$Req = r_0(1 + \frac{RE}{r_0})$$

Composite Transistors: CC-CC and CC-CE pairs

Consider the five terminal composite transistor circuit shown. Two of the terminals, I and 2, are committed; I is connected to Vec and 2 to I BIAS. The remaining three terminals, B, C, and E are free.



Assume the input is between the base B and ground.


If the output is taken between collector C and ground, a <u>CC-CE</u> composite pair results.

If the output is taken between emitter E and ground, a <u>CC-CC</u> composite pair results.


Problem: Determine the small-signal equivalent circuit of the composite pair.

Solution:


Represent the transistors with their small-signal equivalent circuits and obtain



Part of the circuit is redrawn here for simplification.



The Thévenin equivalent circuit to the left of the arrow is




operating point (quiescent) values:

$$\chi_{\Pi_1} = \frac{V_T}{I_{B1}} = \frac{V_T}{I_{C1}} \int_{\beta_1} \beta_1 = \frac{\beta_1}{I_{C1}} \frac{V_T}{I_{C1}}$$

$$\chi_{O1} = \frac{V_A + V_{CE1}}{I_{C1}}$$

Comparing rm with ros, we see that

Consequently, the Thevenin equivalent-circuit representation simplifies to the original input circuit with rowleft out.




Vbe= ibirm + ibirm


But (1+3) ib= ibz

Therefore, Vbe=ibi [rvi+(1+3) rvz]

This result suggests that as far as the B,E,C terminals are concerned, the composite transistor circuit can be replaced with a single transistor represented by




Because $r_{\Pi Z}$ is related to $r_{\Pi I}$, $r_{\Pi I}$ can be simplified further. For this, we must first establish the relationship between the quiescent base currents.



$$\frac{T_{B2}}{T_{B1}} = (1 + \beta) - \frac{T_{B1AS}}{T_{B1}}$$

$$T_{B1} = \frac{V_T}{T_{B1}} \quad \text{Ar}_2 = \frac{V_T}{T_{B2}} \quad \frac{2\pi_2}{T_{B1}} = \frac{T_{B1}}{T_{B2}}$$




Find the sinpedance seen by the voltage Vi Q2

source and the overall = voltage gain. Assume $r_0 = \infty$.

Solution:

Replace the composite }
transistor with its
equivalent and obtain



The r_{III} and β of Q are given by $r_{III} = r_{III} + (1+\beta)r_{III} = \beta = (1+\beta)\beta z$


Since $I_{BIAS}=0$, $I_{B2}=(1+\beta)I_{B1}$ and have $I_{H2}=\frac{2\pi I_1}{1+\beta}$. The resulting $I_{H}=2\pi I_1$.

Since VCEZ=VCEI+VBEZ=VCEI, the two B's are the same

resulting in
$$\beta = (1+\beta_1)\beta_1 = \beta_1^2$$

Source v_i sees | The equivalent | $\frac{R_s + 2r\pi}{1+\beta_1} = \frac{R_s + 2r$

The Cascode (CE-CB) Amplifier




To prevent Q1 from sat.

Volc > Vbez+VcErsat

To prevent Q2 from sat.

Small-signal analyses



The CE amplifier portion of the circuit

$$v_i = \frac{\sqrt{2}}{2}$$

using the results given on $\rho 37$
 $v_i = \frac{\sqrt{2}}{2}$
 $v_i = \frac{\sqrt{2}}{2}$

The CB Amplifier portion of the circuit

$$\frac{2}{r_{01}} \frac{Q_{2}}{r_{01}} \frac{Q_{2}$$

Now assume $V_A >> V_{CEI}$ and V_{CE2} . This means that $\beta = \beta (1 + \frac{V_{CE}}{V_A}) \cong \beta$. Also we see that $I_{c_1} \subseteq I_{c_2}$. It follows that $r_{\Pi_1} = r_{\Pi_2} = r_{\Pi_1}$, $g_{m_1} = g_{m_2} = g_m$, $r_{o_1} = r_{o_2} = r_{o_3}$, $\beta = \beta = \beta = \beta$.

$$ieq = v_i \left[\frac{g_m r_0 \beta_F}{r_{\pi} + (1 + \beta_F) r_0} \right] \left[\frac{1 + \frac{r_{\pi}}{\beta_F} r_0}{1 + \frac{r_{\pi}}{r_{\pi} + (1 + \beta_F)} r_0} \right], \quad Req = r_0 \left[1 + \frac{r_0 (\beta_F + \frac{r_{\pi}}{r_0})}{r_{\pi} + r_0} \right]$$

$$Req = n_0 \left[\left[+ \frac{r_0 \left(\beta + \frac{r_m}{r_0} \right)}{r_m + r_0} \right]$$


We can simplify these results. further by assuming B+1=B and rockro. (The latter approx.) implies BYT (VA.)

$$y_{o} = -g_{m} v_{i} \frac{\beta r_{o} R_{c}}{\beta r_{o} + R_{c}}$$

$$A_{v} = -g_{m} \frac{\beta r_{o} R_{c}}{\beta r_{o} + R_{c}}$$


$$A_{v} = -g_{m} \frac{\beta r_{o} R_{c}}{\beta r_{o} + R_{c}}$$

Summary of the results of the Cascode Amplifier




Large-signal characteristics

Small-signal characteristics



Ic becomes
negative when
the base-tocollector junc_
tion, becomes
forward biased




Demonstration

Comparison of single transistor output characteristics with the cascode circuit using the curve tracer.

Use Ib as a parameter and display the Ic vs be curves. Vary by to show its effect.

L7: Power supply sensitivity of bias circuits

Given Is=3,305x10-14 A and B=210. Calculate Voi and Voz. assume VA=00.



Base-current controlled bias

$$I_{BI} = \frac{I_{Se}}{\beta} \frac{V_{BEI}}{V_{T}} = \frac{V_{cc} - V_{BEI}}{R_{BI}}$$

$$\frac{15 - V_{BEI}}{2 \times 10^6} = \frac{3.305 \times 10^{-14} e^{\frac{V_{BEI}}{26 \times 10^{-8}}}}{210}$$

Solve by trial and error for VBEI.

Base-voltage controlled bias

$$\frac{10.521122552 = R_{B2}}{15\frac{10}{10+225}} = 0.638V \quad \frac{1052112255}{15} = 0.638V$$


Since RB2<1052, the voltage across it is negligible. Consequently

Both circuits have the same operating point.

4/

Now suppose Vcc changes from 15V to 15.423V

Calculate the new operating points:




$$\frac{15.423 - VBEI}{2\times10^6} = \frac{3.305\times10^{-14}}{200} e^{\frac{V_{BEI}}{26\times10^{-3}}}$$

Solve for VBEI by trial and error.

There is only ImV change in VBEI.

$$I_{ci} = \beta I_{Bi} = 210 \frac{15.423 - 0.639}{2 \times 106} = 1.55 \text{ mA}$$

There is very little change in operating point voltage and current.




VBEZ= 0.656 V

There is 656-638 = 18mV change in base-to-emitter voltage. Therefore, the new Icz will be $Tez = 2 \times 1.5 = 3mA$ $Voz = 15.423 - 3 \times 5 = 0.423V$ The transistor Q_2 is near sat.


Make VBE as independent of supply voltage as possible.

Demonstration: Power Supply Semitivity



- 1. adjust Vcc around 15V until Vo1 = Vo2 = 7.5V.
- 2. Change Vcc slightly (about 0.5 V) to drive Voz to saturation while Vo, changes only slightly.

Fixed base current bias




$$I_{B} = \frac{V_{cc} - V_{BE}}{R_{B}} \Big|_{V_{cc} \gg V_{BE}} \approx \frac{V_{cc}}{R_{B}}$$

The base current is fixed. However, I= BIB = BVCC Ra

The collector current depends on the B of the transistor. β varies { from wafer to wafer (50-500) with temp. (25% for ΔT=25°C) with V_{CE} (Early effect)

Collector operating point cannot

Fixed-collector-current bias using two power supplies



$$I_{\text{C}} \cong I_{\text{E}} = \left. \frac{V_{\text{EE}} - V_{\text{BE}}}{R_{\text{E}}} \right|_{V_{\text{EE}} \gg V_{\text{BE}}} \cong \left. \frac{V_{\text{EE}}}{R_{\text{E}}} \right|_{V_{\text{EE}}}$$

The collector current and hence the output operating point is fixed. If the input signal (not shown) has no de component, it can be inserted in series with the base. (Otherwise, use RC input coupling.)

Fixed-callector-current bias using one power supply

$$R_{1} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{3} = R_{1} \parallel R_{2}$$

$$R_{4} = R_{1} \parallel R_{2}$$

$$R_{5} = R_{1} \parallel R_{2}$$

$$R_{6} = R_{1} \parallel R_{2}$$

$$R_{6} = R_{1} \parallel R_{2}$$

$$R_{7} = R_{1} \parallel R_{2}$$

$$R_{8} = R_{1} \parallel R_{2}$$

$$R_{1} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{2} = R_{1} \parallel R_{2}$$

$$R_{3} = R_{1} \parallel R_{2}$$

$$R_{4} = R_{1} \parallel R_{2}$$

$$R_{5} = R_{1} \parallel R_{2}$$

$$R_{6} = R_{1} \parallel R_{2}$$

Since It= BIB, this equation can be written as


$$I_{B} = \frac{V_{CC} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{11} + (1+\beta)R_{E}} \quad \text{which for } R_{11} \angle (1+\beta)R_{E}$$
(make $R_{11} \leq 10R_{E}$)

becomes $I_B \cong \frac{V_{CC} \frac{P_2}{R_1 + R_2} V_{BE}}{P_1 + P_2}$

$$T_{c} = \beta T_{B} = \frac{\beta}{1+\beta} \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}} \simeq \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}}$$
which
$$from V_{cc} R_{2} = \frac{\beta}{1+\beta} \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}} \simeq \frac{V_{cc} \frac{R_{2}}{R_{1}+R_{2}} - V_{BE}}{R_{E}}$$

for
$$V_{CC} \frac{P_2}{R_1 + R_2} \gg V_{BE}$$
 becomes $I_{C_1} = \frac{V_{CC} R_2}{R_E(R_1 + R_2)}$

Thus the collector awarent is fixed, i.e., made independent of the transistor. The presence of RE, however, reduces the signal gair unless it is bypassed with a capacitor. also an input coupling capacitor is required.




For biasing IC's, this biasing scheme is <u>indesireable</u> besause

- 1. It uses 3 resistors, two of which (R, and Rz) are large
- 2. Requires capacitors, one of which (CE) is large.

5

Fixing the collector current by other methods



$$V_{CC} = (I_C + I_B)R_C + I_BR_f + V_BE$$


$$= (I_C + I_C)R_C + I_C R_f + V_BE$$


$$= \frac{V_{CC} - V_{BE}}{(I + \frac{1}{\beta})R_C + \frac{R_f}{\beta}}$$


The B dependence of In can be minimized by making Rf KR. Too small of an Rf, however, reduces the signal gain.

Biasing schemes using current sources

Circuits that fix the collector or emitter current.









Fixing the collector-to-emitter valtages

Calculate the collector-to-emitter voltages and the collector currents for the circuit shown. Assume the transistor β 's are sufficuely high, and therefore the base currents can be neglected relative to the other currents. The input Vi does not affect the operating points.



Solution: Redraw the circuit with $V_i = 0$. Starting out with V_{BEI} , calculate all the significant currents and voltages with respect to ground.




 $V_{CE1} = V_{BE1} \left(1 + \frac{R_2}{R_1}\right) + V_{BE2}$ $V_{CE2} = V_{CC} - V_{BE1} \left(1 + \frac{R_2}{R_1}\right)$ No current or voltage shown is β dependent.

Knowing that VBE's will be around 0.6-0.7V, we can make a rough estimate of all the currents and voltages. Then, using the Ic's thus found, we can make a more accurate determination of VBE's

Example:

For the circuit shown determine $I_{C1}, I_{C2}, V_{CE1}, and V_{CE2}. I_S = 10^{-15}A$.



From the results of the previous page, $I_{G1} \simeq \frac{V_{CC} - \left[V_{BE1}(I + \frac{R_2}{R_1}) + V_{BE2}\right]}{R_C} = \frac{I_{5-13}V_{BE1} - V_{BE2}}{I_{0}}$ $I_{C2} \simeq V_{BE1}\left(\frac{1}{R_1} + \frac{1 + \frac{R_2}{R_1}}{R_L}\right) = \frac{I.4V_{BE1}}{I.4V_{BE1}}$ To start the <u>trial and error</u> solution of the problem, assume $V_{BE1} = V_{BE2} = 0.6V$. Then, $I_{C1} = 0.660 \, \text{mA}$, $I_{C1} = 0.840 \, \text{mA}$ Using these first trial values of I_{C1} 's, calculate more accurate estimates of V_{BE3} using $V_{BE1} = V_{T} \ln \frac{I_{C1}}{I_{C1}} = 26 \ln 10 \frac{I_{C1}}{I_{C1}}$, $V_{BE3} = V_{T} \ln \frac{I_{C1}}{I_{C2}} = 26 \ln 10 \frac{I_{C1}}{I_{C1}}$

The results are $V_{BE1}=707.6 \text{mV}$, $V_{BE2}=713.9 \text{mV}$ With these better estimates of V_{BE} 's, calculate the new I_{G} 's.

Iq1=0.509mA, Icz=0.991mA Using these more accurate values of Ics, calculate the new VBE's.

VBE1 = 700.9mV , VBE2 = 718.2mV

One more iteration gives

Ic1=0.517mA, Ic2=0.981mA

VBE1=701.3 mV, VBE2=718.0 mV

Note that the last set of VBE values are hardly different from the previous set; hence no further iteration is necessary. The resulting VCE's are

 $V_{CE1} = V_{CC} - I_{G1}R_{c} = 9.83V$ $V_{CE2} = V_{CC} - V_{BE1}(1 + \frac{R_{2}}{R_{1}}) = 5.88V$


Now suppose Vcc is changed from 15 to 20V. What are the new Ic's, VcE's, and VBE's? Starting with VBEI=VBEZ=0.7V, after three iterations, we obtain

VAEI=718.3 mV , VBE2=718.6 mV Id1=0.994 mA, Id2=1.007 mA VCEI=10.06V , VCE2=10.66V

As Vcc changes from 15 to 20V, VcE1 changes from 9.83 to 10.06V.

FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN



Study Guide for


MODULE B
Current Sources & Applications




Colorado State University Engineering Renewal & Renewal & Growth Program

L8: DC CURRENT SOURCES


The ideal current source





In an ideal current source, the current is independent of the voltage across the source.

The actual current source




Measurement of output characteristics

1. CS V RL


For each setting of RL measure (I, V) and plot.

2. $CS \rightarrow I$

For each setting of V measure (I,V) and plot.




An elementary current source using a voltage source and a resistor





Current through load, I, "does not depend" on R.

Example 1: Design a current source with I=100 uh and Ro = 100 KD.




Example 2: Design a current source with Io=100 µ A and Ro≥ 10 M.a.






A better current source (uses three resistors two of which are not small)



Current Sources using two power supplies



$$-V_{BE} = (I_B + I_L)R_E - V_{EE} \qquad I_B = \frac{V_{EE} - V_{BE}}{R_E} - I_L$$

$$V_{cs} = (I_L - \beta I_B) r_o - V_{BE} = I_L r_o - \beta r_o \left(\frac{V_{EE} - V_{BE}}{R} - I_L \right) - V_{BE}$$

$$I_{L} = \frac{V_{cs}}{v_{o}(H\beta)} + \left[\frac{\beta_{E}}{H\beta} \left(\frac{V_{EE} - V_{BE} \left(1 - \frac{R_{E}}{\beta_{E}} v_{o} \right)}{R_{E}} \right) \right]$$

$$\frac{\beta_{F}}{1+I_{F}^{3}} \left[\frac{V_{EE} - V_{BE}(I - \frac{R_{E}}{\beta_{F}} \gamma_{0})}{R_{E}} \right] \underbrace{V_{EE} - V_{BE}}_{R_{E}}$$

$$\simeq \underbrace{V_{EE} - V_{BE}}_{R_{E}}$$

$$0 \leq V_{L} \leq V_{C} - V_{CESAI} + V_{BE}$$

Note: actual output resistance will be lower because VBE is not constant.

Similarly

Vec

R

VEC

IL

VEC


VEC

VEC


VEC

VEC

VEC



A simple current source for IC's using one Power supply



Quick but approx. analysis

If we neglect IBI+IB2 relative to Ici, we see that

So, Ici is fixed. Because of the strong negative feedback on QI (collector tied to base), Ici is highly stabilized.

The collector current in a transister is given by

In an IC, Q1 and Q2 are closely matched, i.e., their saturation currents are practically the same: $I_{S1} \cong I_{S2} = I_S$. Furthermore Q1 and Q2 are practically at the same temperature. [In discrete transistors I's differ quite a lot, and it is difficult to put Q1 and Q2 in exactly the same temperature environment.]

If now we assume 1) identical transistors (IsI = Isz = Is), (VAI = VAZ = VA) 2) VA = 00 and note that $V_{BEI} = V_{BE2} = V_{BE}$, we can at one write

$$I_{c2} = I_{c1} = \frac{V_{cc} - V_{BE}}{R}$$

$$V_{cersat} \leq V_{cs} \leq V_{cc}$$

So the output current of the CS (current source) is solely determined by Vcc, VBE, and R.

But what is VBE? Roughly speaking VBE is some number between 0.6 and 0.7 V. If desired, an accurate determination of VBE can be

made by solving the equation $\frac{V_{CC}-V_{BE}}{R}=I_{S}e^{\frac{V_{BE}}{V_{T}}}$

What if the two base currents are not negligible? (this situation arises particularly when PNP transistors with low B are used and the temperature may varte a lot.) In that case the current through R would be $I_{C1} + (I_{B1} + I_{B2}) =$

 $I_{c_1} + 2I_{B_1} = I_{c_1} \left(1 + 2\frac{I_{B_1}}{I_{c_1}} \right) = I_{c_1} \left(1 + \frac{2}{\beta_E} \right)$. Hence, $V_{cc} - V_{BE} = I_{c_1} \left(1 + \frac{2}{\beta_E} \right)$.

$$I_{c2} = I_{c1} = \left(\frac{V_{cc} - V_{BE}}{R}\right) \left(\frac{1}{1 + \frac{2}{B}}\right)$$

If this β dependence of the output current is objectionable, He another transistor, Q3, can be used to supply the two base currents as shown in the following circuit.

P V_{CC} $V_$

First, we determine VBE3.


$$I_{c3} \cong I_{e3} = I_{B1} + I_{B2} = 2I_{B1} = \frac{2I_{C1}}{\beta_F} \Big|_{\beta_F = 100} = \frac{2I_{C1}}{100}$$

Suice it takes 18 mV in VBE to double the collector current and-120 mV to reduce it by two orders of magnitude, we can write

VBE3 = $V_{BEI} + 18 \text{ mV} - 120 \text{ mV} = V_{BEI} - 102 \text{ mV} \cong V_{BEI}$ Hence $\frac{V_{CC} - 2V_{BE}}{R} = I_{CI} + I_{B3} = I_{CI} + \frac{2I_{BI}}{1 + \beta} = I_{CI} \left(1 + \frac{2/\beta_F}{1 + \beta_F}\right)$ $I_{C2} = I_{CI} = \left(\frac{V_{CC} - 2V_{BE}}{R}\right) \left(\frac{1}{1 + \frac{2}{\beta_F}\beta_F}\right)$ reduced β_F dependence with

Output equivalent circuit


More accurate analysis that includes V.



$$\frac{V_{cc-VBE}}{R} = \frac{I_{cl} + I_{Bl} + I_{Bl}}{V_{BE}} = \frac{I_{cl} + 2I_{s}e^{\frac{V_{BE}}{V_{r}}}}{\frac{\beta}{F}}$$

Hence,
$$J_{c2} = \frac{(V_{CC} - V_{BE})/R}{1 + \frac{V_{CE2}}{V_A} + \frac{2}{\beta}} + \frac{V_{CE2}}{20}$$

The output equivalent circuit is:




For Vac> VBE, VA> VBE, and β>>2, this equivalent circuit can be approx.

The resulting open-ctruit voltage is $V_{CC} = -\frac{V_{CC}}{R} r_0 = -\frac{I_{C1}}{r_0} - \frac{V_A}{I_{C1}} - \frac{V_A}{I_{C1}}$

Heuce, the approx. Thévenin output equivalent circuit is

Thus, this CS can be realized equivalently if a voltage source of value VA were available. The CS uses only Vac.

L9: Obtaining two or more equal current sources



$$I_{R} = \frac{V_{cc} - V_{BE}}{R} = I_{c} + (n+1)I_{B} = I_{c} + (n+1)\frac{I_{c}}{R}$$

$$I_{c} = \frac{(V_{cc} - V_{BE})/R}{1 + \frac{n+1}{R}}$$

$$I_{c} = I_{s}e^{\frac{V_{AE}}{r}}(1 + \frac{V_{BE}}{r})$$


$$I_{c} = I_{s}e^{\frac{V_{AE}}{r}}(1 + \frac{V_{BE}}{r})$$

$$I_{c} = I_{s} e^{\frac{V_{BE}}{V_{r}}} (1 + \frac{V_{BE}}{V_{A}})$$

$$I_{ci} = I_{s} e^{\frac{V_{BE}}{V_{r}}} (1 + \frac{V_{CEi}}{V_{A}})$$


$$I_{ci} = I_{s} e^{\frac{V_{BE}}{V_{r}}} (1 + \frac{V_{CEi}}{V_{A}})$$

Since all bases are connected together and all emitters are grounded, the circuit can be redrawn as




Mismatches in current sources

A circuit for obtaining two identical current sources is given below.



If QI is perfectly matched to Q2 and $V_{CEI} = V_{CE2}$, then $I_1 = I_2$. However, even under the best of circumstances, QI and Q2 are not identical. Their saturation currents (Is) will be slightly different. [Their d_F 's will differ slightly too. (Recall that $I_c = d_F I_E = \frac{\beta_E}{1+\beta_F} I_E$.)] Consequently I_a will not exactly equal to I_i .

A better current match is obtained if resistors are inserted in the emitter leads. The slightly modified circuit is



Sources that are to be matched

I'will differ from I, i.e., $I=I+\Delta I$, because $\begin{cases} I_s'=I_s+\Delta I_s \\ d_f'=d_f+\Delta d_f \end{cases}$ $\begin{cases} R'=R+\Delta R \end{cases}$

To calculate AI, we proceed as follows: $V_{BE} = V_{BEI} + V_R = V_{BE2} + V_{R'}$

But
$$V_{BEI} = V_{T} ln(\frac{I}{I_{S}})$$
, $V_{BEZ} = V_{T} ln(\frac{I'}{I_{S'}})$
and $V_{R} = \overline{J}_{R}R$, $V_{R'} = \overline{J}_{R'}'R'$. Hence

$$V_{T} ln(\frac{I}{I_{S}}) + \overline{J}_{R}R = V_{T} ln(\frac{I'}{I_{S'}}) + \overline{J}_{R'}'R'$$

$$= V_{T} ln(\frac{I + \Delta I}{I_{S} + \Delta I_{S}}) + \left(\frac{I + \Delta I}{V_{R} + \Delta V_{R}}\right)(R + \Delta R)$$
Rearranging, we obtain
$$V_{T} ln(\frac{I}{I_{S}})(\frac{I_{S} + \Delta I_{S}}{I + \Delta I}) = (\frac{I + \Delta I}{J_{R} + \Delta J_{R}})(R + \Delta R) - \overline{J}_{R}R'$$

$$V_{T} ln(\frac{I + \Delta I_{S}}{I_{S}}) = I_{R}R(\frac{I + \Delta I_{S}}{I + \Delta J_{R}})(I + \Delta R) - I_{R}$$

$$V_{T} ln(I + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

$$= I_{R}R(\frac{\Delta R}{R} + \Delta I_{S}) - V_{T} ln(I + \Delta I_{S})$$

Using the approximations $ln(1+x) \cong x$ and $\frac{1}{1+x} \cong 1-x$ for 1x1 small and neglecting second-order effects, we obtain

$$V_T\left(\frac{\Delta I_s}{I_s} - \frac{\Delta I}{I}\right) \cong \frac{IR}{\Delta_F}\left(\frac{\Delta R}{R} + \frac{\Delta I}{I} - \frac{\Delta d_F}{\Delta_F}\right)$$

Since $\frac{I}{A} = g_m$, this result can be written as

$$\frac{\Delta I}{I} = \left(\frac{1}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta I_s}{I_s} + \left(\frac{\frac{g_m R}{d_F}}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta R}{R} + \left(\frac{\frac{g_m R}{d_F}}{1 + \frac{g_m R}{d_F}}\right) \frac{\Delta d_F}{d_F}$$

Typical mismatches are { ± 10% to ± 1% for AIS Is ± 2% to ± 0.1% for AP R

± 0.1% NPN, ± 1% PNP for Adr

XF

Case 1: gm R « (Special case: R=0) $\Delta I \simeq \Delta I_{S}$ The contents of the contents and the contents of the co


Case 2: gmR>1


DI = AR - AdF

R defermine primarily mismatches in the CS's.

Since R - AdF is generally less than DIs, adding emitter resistors and making gm R>> d_ result in better current equalization.

Current sources driving grounded loads






* PNP transistors (particularly lateral PNP's) do not have high B's. As a result, the base currents may not be negligible. If squee the more accurate values given on p62.


67


Obtaining inequal currents

1. Use parallel connections




2. Use unequal emitter areas






3. Use emitter resistors



Designing a 10 uA current source

1. Use basic circuit



Assume $I_{SI} = I_{SZ} = I_{S}$ and $V_{A} = \infty$. Further assume that the base currents are negligible: $V_{BE} = V_{T} \ln \frac{I_{CI}}{I_{S}} = 26 \ln \frac{10 \times 10^{-6}}{I_{S}}$

Assume Is is such that $V_{RE} = 600 \text{ mV}$. Then R = 10 - 0.6 = 940 K

 $R = \frac{10 - 0.6}{10 \mu A} = 940 K$

This is too costly a solution because of the large die area required for 940 K.


2. Make emitter areas of QI and Q2 in the ratio of 10:1. This will require $I_{51} = 10I_{52} = 10I_{5}$. Since $I_{c1} = I_{51}e^{\frac{V_{BE}}{4}}$ and $I_{c2} = I_{52}e^{\frac{V_{BE}}{4}}$, we have

$$I_{c_1} = I_{c_2} \left(\frac{I_{s_1}}{I_{s_2}} \right) = 10 \mu A (10) = 100 \mu A$$

Suice both Ici and Isi have gone up by a factor of 10, VBE stays the same, i.e., 0.6V.

R= 10-0.6 = 94K

3. add a resistor in the emitter of Qz



To keep to size of R down, make I a large, noy In A. Since I a is 100 x larger than previously, VBEI will be 120mV higher, i.e., VBEI=720mV.

$$R = \frac{10 - 0.72}{1 \text{ mA}} = \frac{9.28 \text{ K}}{1}$$

Suice Icz is still the same, $V_{BE2} = 600 \text{ mV}$.


Hence $V_{RE} = V_{BE1} - V_{BE2} = 720 - 600 = 120 \text{ mV}$.

But $V_{RE} = 10 \mu \text{A RE}$. Hence $R_{E} = 120 \text{ mV}/10 \mu \text{A} = 12 \text{ K}$.

Total resistance of circuit = 9.28 K+12 K= 21.28 K.

Total die area required is quite reasonable.

The Widlar current source



VCE25at-VBEZ+VBEZ & VCS & VCC

Assume VASSVBE and neglect the base currents. By inspection we see that

$$I_{c_1} = I_{R} = \frac{V_{cc} - V_{REI}}{R}$$

We can assume a VBEI, say 0.6V, and use the above equation to determine Ici. Using this Ici, a more accurate determination of VBEI can be made as follows:

Note that Q2 has no effect on the VBEI determination because IB2 has been neglected.

Assuming I = 2 = I cz, we see that

VBEI = YBEZ + ICZRE

Since V_{BEI} is fixed by I_{CI} , which is fixed by I_{R} , an increase of R_{E} from zero will result in a decrease of V_{BE2} which will cause a reduction of I_{CI} relative to I_{CI} . Thus current sources of small current can be generated.

Solving for PE, we obtain $R_E = \frac{V_{BEI} - V_{BE2}}{I_{C2}}$

This equation gives the value of Refor obtaining the desired Icz for a given Ici ratio.

Advantages of the Widlen CS

- 1. C5's of small value can be generated without the use of large resistances.
- 2. Because of RE, the output aurent is less dependent on Vac
- 3. Because of RE, the output resistance of the CS is higher.

9

Bower supply dependence of the Widlar CS

For Is=Isz, the output current Icz is given by

$$I_{c2} = \frac{V_T}{R_E} ln \left[\frac{I_{C1}}{I_{C2}} \right] = \frac{V_T}{R_E} ln \left[\frac{[V_{CC} - V_{BEI})/R}{I_{C2}} \right]$$
$$= \frac{V_T}{R_E} \left[ln \left(V_{CC} - V_{BEI} \right) - ln \left(I_{C2} R \right) \right]$$

Note that Icz appears on both sides of the above equation. To see how it varies with Vcc, we differentiate Icz with respect to Vcc. In so doing, we will ignore the slight dependence of VoEI on Vcc and assume VBEI to be constant.

$$\frac{\partial I_{c2}}{\partial V_{cc}} = \frac{V_T}{R_E} \left[\frac{1}{V_{cc} - V_{BEI}} - \frac{R \frac{\partial I_{c2}}{\partial V_{cc}}}{I_{c2}R} \right]$$

Solving for the derivative we obtain

$$\frac{\partial I_{cz}}{\partial V_{cc}} = \frac{\frac{V_T}{R_E} \left(\frac{1}{V_{cc} - V_{BEI}} \right)}{1 + \frac{V_T}{I_{cz} R_E}} = \frac{I_{cz} \left(\frac{1}{V_{cc} - V_{BEI}} \right)}{1 + \frac{I_{cz} R_E}{V_T}}$$

It is more meaningful to look at changes on a per unit basis rather than absolute. Therefore, we multiply both sides by $\frac{V_{CL}}{I_{CL}}$ and obtain

$$\frac{\sum I_{c2}}{I_{c2}} = \left(\frac{V_{cc}}{V_{cc} - V_{BEI}}\right) \left(\frac{1}{1 + \frac{I_{c2} P_{E}}{V_{T}}}\right)$$


$$\approx \frac{1}{1 + \frac{I_{c2} P_{E}}{V_{T}}} = \frac{1}{1 + \frac{1}{2} m P_{E}}$$

This result in inonemental form is

$$\frac{\Delta I_{c2}}{I_{cr}} \approx \frac{1}{1 + g_m R_E} \frac{\Delta V_{cc}}{V_{cc}}$$

If $R_{E}=0$, a 10% change in V_{CC} will cause a 10% change in I_{CZ} . On the other hand, if $g_{m}R_{E}=3$, a 10% change in V_{CC} will cause only a 2.5% change in I_{CZ} . The larger $g_{m}R_{E}$, the less is the power supply dependence.

L10: Output equivalent circuit of Widlan current source



In design, Io is the desired output current and is therefore known. Io = $I_{c2} \cong I_{c2}$. This desired Io is obtained $V_{cs=0}$ by determining the R and Re values for a preselected I_{c1} using the equations

$$\begin{cases}
R = \frac{\sqrt{\alpha} - \sqrt{1 - \ln(I_{c1}/I_s)}}{I_{c1}} \\
R_{E} = \frac{\sqrt{1 - \ln(I_{c1}/I_o)}}{I_{o}}
\end{cases}$$


These equations are based on the assumptions that 1) base currents are negligible 2) $V_{CE} \ll V_A$. This latter assumption is quite valid since $V_{CEI} = V_{BBI}$ and $V_{CE2} \cong O$. (Note from the output equivalent circuit that $I_o = I_{CZ}$ when $V_{CS} = O$.)

Determination of Ro


As the load on the CS varies, Icz would vary. However, we know that this variation is going to be very small. Consequently, the four transistor parameters $r_{\text{TT}}, g_{\text{m}}, r_{\text{o}}$ and β would change very little as the entire depramic range of the CS (Vazzet-VBEI \leq Vcs \leq Vcc) is covered. Hence,

the Ro determination based on the smallsignal model of the transistors can be expected to hold over a wide operating range as the load on the current source varies.

The resistance seen to the left of the midpoint m is calculated using the small-signal model of Q1.




Since $\beta i_b = \beta \frac{v_{bel}}{r_{III}} = \frac{v_{bel}}{r_{III}/\beta_l}$, the dependent current source βi_b , can be replaced by an equivalent resistance of r_{III}/β_l .




Using this small resistance as the base-to-

ground resistance of Q_2 , we can draw the remaining circuit as



T_{C2} ∠ I_{C1}, r_{π2} is greater than r_{π1}. Hence,
r_{π1} can be altogether neglected and
the circuit associated with Q₂ redrawn as



This says that the base-to-ground valtage is established as V_{BEI} by QI and is not affected to any significant extend by the output current.

Ro can be calculated using the general equation given on p37.

$$R_{0} = r_{02} \left[1 + \frac{\frac{3}{2}R_{E}(1 + \frac{r_{112}}{R_{2}r_{02}})}{r_{112} + R_{E}} \right]$$

Since 2112 = VT/IB2 =

the expression for Ro can be simplified to

$$R_0 = r_{02} \left(1 + \frac{\beta_2 R_E}{r_{112} + R_E} \right) = r_{02} \left(1 + \frac{q_{m2} R_E}{1 + \frac{R_E}{r_{112}}} \right)$$

But $\frac{R_E}{r_{\pi 2}} \simeq \frac{I_{c2}R_E}{I_{c2}r_{\pi 2}} = \frac{I_{c2}R_E}{\beta_2 I_{B2}r_{\pi 2}} = \frac{V_{R_E}}{\beta_2 V_T} \ll 1$


because V_{RE} is of the order of 120 mV (for $I_{C2} = \frac{1}{100} I_{C1}$) or less and $I_2^2 V_7$ is of the order of 2600 mV (for $I_2^2 = 100$). Hence, Ro can be further simplified to

For gm2R==3, Ro of the CS is 4x-higher than the Ro of a CS of the same value with P=0.

The cascode current source

The larger the resistance that is inserted in the emitter of the output transistor, the larges becomes the output resistance of the current source. Instead of using an actual resistance, a large effective (equivalent) resistance can be created using a current source in the emitter as shown below.


— I




Is's are assumed negligible; $Y_A = \infty$.


QI sets the current I. Q2 acts as effective resistance in the emitter of Q4 which acts as the current source. $V_{dC} > V_{BE} + V_{CE} sat$.


To generate V_{dC} , add another transista Q_3 .



Again, the small-signal models can be used since the currents remain practically constant as the load on the CS changes.








$$R_0 = r_0 = \frac{V_A}{I} = \frac{100 \, V}{ImA} = 100 \, K$$


2. 15V1.44K $\sqrt[4]{10mA}$ I = 1mA+ $\frac{1}{660mV}$ $\frac{1}{600mV}$ $\frac{1}{8}$ $\frac{1}{600mV}$ $\frac{1}{8}$ $\frac{1}{8}$ $\frac{1}{100}$ $\frac{1}{100}$

3. 13.8K VIMA - IMA + -600mV Vcs



75

Current sources using a common reference




Assume identical Is's and neglect IB's.

$$I_{o} = \frac{2V_{CC} - 2V_{BE}}{R}$$

$$I_{1} = I_{0}$$

$$I_{2} = \frac{V_{T}}{R_{2}} ln \frac{I_{0}}{I_{2}} \leftarrow I_{2} \angle I_{0}$$


$$I_{3} = \frac{V_{T}}{R_{3}} ln \frac{I_{0}}{I_{3}} \leftarrow I_{3} \angle I_{0}$$



Assume identical Is's and neglect Is's.

$$I_o = \frac{2V_{cc} - 2V_{BE}}{R_a + R + R_b}$$

$$I_1 > I_0$$
 if $R_1 < R_0$
 $I_2 < I_0$ if $R_2 > R_0$
 $I_3 > I_0$ if $R_3 < R_0$
 $I_4 < I_0$ if $R_4 > R_0$



This circuit can be used to see whether QI and Qz are matched.

The purpose of Q3 is to supply the base currents of Q1 and Q2 via I_{c3} by taking a negligibly small base current $(I_{B3} = \frac{I_{c1} + I_{c2}}{\beta(1+\beta)} \ll I_{c1})$.

The resistors are matched.

With IB3 neglected, Ic1=IR.

To obtain Is2, measure Icz and Ici and form

Assume the current drawn by the voltmeter is negligible. The voltmeter reading is

$$V_{2}-V_{1} = (V_{cc} - I_{c2}R) - (V_{cc} - I_{c1}R)$$

$$= R(I_{c1} - I_{c2})$$

$$= \left[I_{s1}e^{\frac{V_{3E}}{V_{7}}}(1 + \frac{V_{1}}{V_{A}}) - I_{s2}e^{\frac{V_{3E}}{V_{7}}}(1 + \frac{V_{2}}{V_{A}})R\right]$$

When $V_1 = V_2 = V$ $O = R(1 + \frac{V}{V_A})e^{\frac{V_B E}{V_T}}(I_{S1} - I_{S2})$


which implies IsI = Is2.

Q1 and Q2 are matched if the voltmeter reads zero.

Note: Suice Is is temperature dependent, Q1 and Q2 must be at the same temperature.

$$\frac{I_{C2}}{I_{C1}} = \frac{I_{S2}e^{V_{BE/V_T}}(1+V_1/V_A)}{I_{S1}e^{V_{BE/V_T}}(1+V_2/V_A)} \cong \frac{I_{S2}}{I_{S1}}$$

An amplifier with stabilized bias




Quiescent value of Vo (Vi=0)

Vo= Vcc - I42 RL = Vcc - I41 RL

$$V_o = V_{cc} - \left(\frac{V_{cc} - V_{BE}}{R}\right) R_L$$


Except for V_{BE} , the operating point at the output is independent of the transistor.

Note that any resistance associated with source Vi will change Itz (reduce it) relative to Id unless an equal resistance is placed in the emitter of Q1.



LII: Common-Emitter Amplifier with resistive and active loads

I Resistive Load




Important observations

1. Regardless of Vcc and R_L, it takes ΔVi=120mV to go from 0.99Vcc to 0.01Vcc (practically from cutoff to saturation). See p17.

2. At a given Q-point, the larger RL, the more DVce for a given DVi (the larger the small-signal gain).

3. The larger RL, the larger the required Vcc to establish the same Q-point. — Consequently it takes too large a die area (large RL) and too large a supply voltage to achieve large gains.



II I deal current-source load

Vcs VIo

The collector current


Cannot change as long

ovo as the CS is active.

Vol Q

VcEsat \(\subset \subseteq \varVcC-\subseteq \subseteq \s

Operating range



As Vi increases from O, the op. pt goes from Ato Bto CtoD.

The transfer characteristics

When the transistor and the currentsource are both active,

$$I_{c} = I_{s}e^{\frac{V_{c}}{V_{c}}}(1 + \frac{V_{o}}{V_{c}}) = I_{o}$$

$$V_{o} = V_{A}\left(\frac{I_{o}}{I_{s}}e^{\frac{V_{c}}{V_{c}}}1\right) \quad V_{cesat} \leq V_{o} \leq V_{cc} - V_{cssat}$$

$$V_{cc} - V_{cssat}$$

$$V_{cesat} = V_{cesat}$$

To find Vimin, let $V_0 = V_{CC} - V_{CS}$ and solve for V_i .

Vimin

Vimax

$$V_{cc}-V_{cssat}=V_{A}\left(\frac{I_{o}}{I_{s}}e^{-\frac{V_{imin}}{V_{T}}}-1\right)$$

$$V_{limin} = V_{T} \ln \left(\frac{I_{o}/I_{S}}{1 + \frac{V_{cc} - V_{cs} s_{a}t}{V_{A}}} \right)$$

To find Vimax, let Vo=VCESat and solve for Vi. __Vimax

$$V_{cesat} = V_A \left(\frac{I_o}{I_s} e^{-\frac{V_{imax}}{V_T}} I \right)$$

$$V_{imax} = V_T ln \left(\frac{\Gamma_0 / \Gamma_S}{1 + \frac{V_{CESA}t}{V_A}} \right)$$

 ΔV_i necessary to cover entire active range can be found from

$$\Delta V_i = V_{imax} - V_{imin} = V_T ln \left[\frac{1 + \frac{V_{cc} - V_{cs} sat}{V_A}}{1 + \frac{V_{ce} sat}{V_A}} \right]$$

Since $\frac{V_{CC}-V_{CS}sat}{V_A}\ll 1$ and $\frac{V_{CE}sat}{V_A}\ll 1$, we can use the approx. $\ln(1+x)\cong x$ and obtain

$$\Delta V_i = V_T \left[\left(\frac{V_{CC} - V_{CS} sat}{V_A} \right) - \left(\frac{V_{CESat}}{V_A} \right) \right] \cong V_T \frac{V_{CC}}{V_A}$$

For $V_T = 26 \text{ mV}$, $V_{CC} = 15 \text{ V}$, and $V_A = 130 \text{ V}$, we obtain

$$\Delta V_i = 26 \times \frac{15}{130} = 3mV$$

Calculation of voltage gain

The small-signal voltagegain Av can be found by differentiating the expression for Vo with respect

$$V_0 = V_A \left(\frac{I_0}{I_s} e^{-\frac{V_i}{V_T}} - I \right)$$

$$A_v = \frac{dV_0}{dV_i} = \left[-\frac{V_A}{V_T} \frac{I_0}{I_s} e^{-\frac{V_i}{V_T}} \right]$$

The gain is max, when Vi=Vimin.

But from the previous page,

The gain is min, when Vi=Vimox.

So, $A_{vmin} = -\frac{V_A}{V_T}$


Note that $A_{vmax} = A_{vmin}(1 + \frac{vcc}{V_A})$. Hence, as long as $vcc/v_A \ll 1$, the gain (the slope) is constant for all practical purposes and is given by

 $A_{v} \cong -\frac{V_{A}}{V_{T}}$ $V_{CESat} \leq V_{O} \leq V_{CC} - V_{CSSat}$

Stated differently, the transfer characteristic in the active region is practically a straight line.


Alternative derivation of Av

The small signal circuit is



Note that signalurise, the collector is opencircuited since the load is an ideal CS.


The small-signal equivalent circuit is



$$A_{v} = \frac{v_{o}}{v_{i}} = -g_{u}r_{o}$$

$$g_{m} = \frac{I_{c}}{V_{r}} = \frac{I_{o}}{V_{r}}$$

As the operating point is varied in the active region, g_m stays constant because $I_c = I_o$. However, ro changes as shown below.




$$A_{v=-q_{m}}r_{o} = -\frac{I_{o}}{V_{r}} \left(\frac{V_{A} + V_{CE}}{I_{o}} \right) = -\frac{V_{A} + V_{CE}}{V_{r}}$$


$$A_{v_{min}} = A_{v} \Big|_{V_{CE} = V_{CE} \text{sat} \cong 0} = -\frac{V_{A}}{V_{r}}$$

$$A_{v_{max}} = A_{v} \Big|_{V_{CE} = V_{CC} = V_{CS} \text{sat} \cong V_{CC}} = -\frac{V_{A} + V_{CE}}{V_{r}}$$

III Actual current source load




 $I_{c3} \cong \frac{V_{cc} - V_{EB3}}{R}$. Hence $V_{EB2} = V_{EB3}$ is fixed and is given by $V_{EB2} = V_T ln \frac{I_{c3}}{I_s}$. As long as I_{b2} can be neglected, V_{eb1} cannot change and the sp. pt. of Q_2 is somewhere on the curve shown below.



Since Q2 serves as load on Q1, the output variables of Q2 must be expressed in terms of the output variables of Q1:

Icz=Ic1 Vecz=Vcc-Vce1 + Vce1=Vcc-Vecz
Hence, by reflecting the Icz vs Vecz curve
shown below, about the Icz axis and then
shifting it to the right by Vcc, we obtain
the "load curve" on QI as shown below.



A-B Qion, Q2 sat B-C-D Qiand Q2 on D-E Qisat, Q2 on

Since curves are nearly horizontal, it takes very little DVi to go from B to D.

The transfer characteristic

Vo vs. Vi curve when both Q1 and Q2 are active. Since an NPN and a PNP transistor are involved, the transistor parameters will be designated by either N (for NPN) or P (for PNP) subscripts.

 $I_{c2} = I_{SP} e^{\frac{V_{EB2}}{V_T}} (1 + \frac{V_{ec2}}{V_{AP}})$ $= I_{SP} e^{\frac{V_C}{V_T}} (1 + \frac{V_{cc-V_0}}{V_{AP}})$ $I_{c1} = I_{SN} e^{\frac{V_C}{V_T}} (1 + \frac{V_{ce1}}{V_{AN}})$ $= I_{SN} e^{\frac{V_C}{V_T}} (1 + \frac{V_{ce1}}{V_{AN}})$

Using Ic1=Ic2, and solving for Vo, we obtain

$$V_{o} = \frac{I_{sp}e^{\frac{V_{eB2}}{V_{T}}}(1+\frac{V_{cc}}{V_{AP}}) - I_{sn}e^{\frac{V_{c}}{V_{T}}}}{I_{sp}e^{\frac{V_{eB2}}{V_{T}}}\frac{1}{V_{AP}} + I_{sn}e^{\frac{V_{c}}{V_{T}}}\frac{1}{V_{AN}}}$$


$$V_{ceisat} \leq V_{cc} - V_{ecasat}$$

For Isp=IsN, VAP=VAN, and Vi=V=Bz, this

equation gives $V_0 = \frac{V_{CC}}{2}$ (as it must since the bottom and top half of the circuit become then mirror images of each other). With $\frac{V_i = V_{EB2} + v_i}{V_i}$, the expression for $V_0 = \frac{V_{A}}{V_A} + \frac{V_{CC}}{V_A} - \frac{v_i}{V_A}$

For $v_i/V_T \ll 1$, we can approximate v_i/V_T by $(1 + v_i/V_T)$ and obtain $V_0 = \frac{V_{CC}}{2} - \frac{1}{2} \frac{V_A}{V_T} v_i^2$ which represents the output only about the midpoint of


the output only about the midpoint of the operating range. The midpoint gain is $Avmp = \frac{dV_0}{dV_1} = \frac{1}{2} \frac{V_A}{V_A}$



Small-signal gain as a function of the operating point

The small-signal circuit is: vi D Q1 Q2 Q3 R

The small-signal equivalent circuit is:



Av=- qmi ronizopz roni+ropz This portion of the circuit is dead. Hence vbez=Vbez=0

The input and output)
equivalent circuits are
given by

$$Q_{MI} = \frac{I_{GI}}{V_{T}}$$

$$z_{ONI} = \frac{V_{ANI} + V_{CEI}}{I_{GI}} = \frac{V_{ANI} + V_{O}}{I_{GI}}$$

$$z_{OP2} = \frac{V_{AP2} + V_{EC2}}{I_{G2}} = \frac{V_{AP1} + V_{CC} - V_{O}}{I_{G2}}$$


How does the gain vary with the operating point?

$$A_{v} = -g_{mi} \frac{z_{ONi} z_{OP2}}{z_{ONi} + z_{OP2}} = -\frac{I_{ci}}{V_{T}} \left(\frac{V_{AN} + V_{o}}{I_{ci}} \right) \left(\frac{V_{AP} + V_{cc} - V_{o}}{I_{ci}} \right)$$

$$A_{v} = -\frac{I}{V_{T}} \frac{(V_{AN} + V_{o})(V_{AP} + V_{cc} - V_{o})}{V_{AN} + V_{AP} + V_{cc}}$$

The Av vs. Vo curve is a parabola with Vo-axis intercepts at -VAN and (VAP+Vcc).

Hence, the apex of the parabula is at (VCC+VAP-VAN).



The maximum gain occurs when $V_0 = \frac{V_{CC} + V_{AP} - V_{AN}}{2}$ and is equal to

which for $V_{AP} = V_{AN} = V_{A}$ and $V_{CC} = V_{A} / 2V_{T}$. Furthermore, as the plot shows, the apex of the parabola would then be at $V_{O} = V_{CC}$, and the gain would vary very little over the entire active region from $V_{O} \cong O$ to $V_{O} \cong V_{CC}$.

With $V_{cc}=15V$, $V_{A}=130V$, and $V_{T}=26mV$, the max. and min. gains are $|\Delta| = \frac{V_{cc}+2V_{A}}{2644}$


are
$$|A_{v}|_{max} = \frac{V_{cc} + 2V_{A}}{4V_{T}} = 2644$$

 $|A_{v}|_{min} = \frac{V_{A}}{V_{T}} (\frac{V_{cc} + V_{A}}{V_{cc} + 2V_{A}}) = 1636$

Hence, the gain varies $\frac{1}{3}$ % as the op. pt. is moved from $V \cong 0$ to $V_0 \cong 15V$. Correspondingly $\Delta V_1 \cong \frac{15 \times 10^3}{2640} = 5.7 \text{ mV}$ for $\Delta V_0 = 15V$.

FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

MODULE C The Differential Amplifier



Colorado State University Engineering Renewal & Renewal & Growth Program

L12: A simple but not so accurate différence amplifier




Operating point $v_1 = v_2 = 0$ $V_0 = V_{CC} - I_C R_C \cong V_{CC} - R_C (\underbrace{V_{EE} - V_{BE}}_{R_E})$ $V_{CE} = V_{CC} - V_{BE} \leq V_0 \leq V_{CC}$

 $\frac{gaw}{2f n_0 = \infty}, v_0 = \frac{(v_2 - v_1) \beta R_c}{r_{\Pi} + (1 + \beta)R_E}$ $v_0 = (v_2 - v_1) A_{\nu} A_{\nu} = \frac{\beta R_c}{r_{\Pi} + (1 + \beta)R_E}$

However, for $r_0 \neq \infty$, $v_0 = A_2 v_2 - A_1 v_1$ (see p37) where $A_1 \neq A_2$. Hence not a diff. amplifier.


The differential amplifier

Also known as <u>difference</u> amplifier or emitter-coupled pair.



-arge-signal characteristics

Assume matched transistors and matched resistors. VA = 00.



$$V_{i1}-V_{be1}=V_{i2}-V_{be2}$$

When Viz=Viz=0

When
$$Vil = V_{c2} = 0$$

$$V_{bel} = V_{be2} = V_{BE} \qquad I_{c1} = I_{c2} = I_{S}e^{\frac{V_{BE}}{V_{T}}} = \alpha \frac{I_{o}}{2}$$


$$V_{BE} = V_{T} ln(\frac{\alpha I_{o}}{2I_{c}})$$

How do I's, Vbe's, and Vo vary with Vid?

$$\begin{cases} V_{id} = V_{i1} - V_{i2} = V_{be1} - V_{be2} \\ I_{c1} / d + I_{c2} / d = I_{o} \\ I_{c1} = I_{s} e \end{cases}, I_{c2} = I_{s} e^{V_{be2} / V_{T}}$$

$$\frac{I_{c1}}{I_{c2}} = e^{\left(\frac{V_{be1} - V_{be1}}{V_{be1}}\right)/V_{T}} = e^{V_{cd}/V_{T}}$$


$$I_{c2}e^{V_{cd}/V_{T}} + I_{c2} = dI_{o}$$



2.72 7.39 20.09 54.60 148.41

$$V_{be_1} = V_T \ln \frac{I_{C_1}}{I_S} = V_T \ln \left(\frac{\alpha I_o/I_S}{1 + e^{-V_{id}/V_T}} \right)$$

$$V_{be_2} = V_T \ln \frac{I_{C_2}}{I_S} = V_T \ln \left(\frac{\alpha I_o/I_S}{1 + e^{V_{id}/V_T}} \right)$$



As Vid increases from 0, Vber increases and Vbez decreases from VBE. The increase in Vber is less than the decrease in Vbez.

Particularly when Vid gets large, say 347, most of the Vid appears across the base-to-emiller of Q2 for turning it off. This is because it takes an increase of only 18mV in Vbe, in order for Ic, to go from its quiescent value of LIO to its maximum possible value of LIO whereas it takes a decrease of 60mV in Vbez in order for Icz to go from its quiescent value of LIO whereas it takes

to 0.1 \$\frac{1}{2}\$. This can be clearly seen by \(\frac{1}{2} \) looking at the Ic Vs. Vbe curves. \(\frac{1}{c} = \frac{1}{3} \) \(\frac{1}{c} \) \(\frac{1}{c} = \frac{1}{3} \) \(\fr

VBE+18mV

It takes about 78 mV in Vid (18 mV in crease in Vbez) to cause practically all the current supplied by the common emitter current source to go through Q1 and thereby cut Q2 almost off, i.e., reduce its current to 10% of its quiescent value. This is shown below.

 $V_{be1} = V_{BE} - V_T ln \frac{1}{2} (1 + e^{-Vid/V_T}) \Big|_{Vid/V_T = 3} = V_{BE} - 61.0 \text{ mV}$ $V_{be2} = V_{BE} - V_T ln \frac{1}{2} (1 + e^{Vid/V_T}) \Big|_{Vid/V_T = 3} = V_{BE} - 61.0 \text{ mV}$

Calculation of differential output voltage Vod = Voi - Voz. Vod = (Vcc - IciRc) - (Vcc - IczRc) = [Icz - Ici)Rc


$$= dI_0 R_c \left(\frac{1}{1 + e^{Vid/V_T}} - \frac{1}{1 + e^{-Vid/V_T}} \right)$$

$$= -\frac{\alpha I_0 R_c \left(e^{\text{Vid/V_T}} - e^{-\text{Vid/V_T}}\right)}{e^{\text{Vid/V_T}} + 2 + e^{-\text{Vid/V_T}}}$$

$$= -\alpha I_0 R_c \frac{(e^{Vid/2V_T} - Vid/2V_T)(e^{Vid/2V_T} - Vid/2V_T)}{(e^{Vid/2V_T} - Vid/2V_T)^2}$$


$$= -\alpha I_0 R_c \frac{(e^{Vid/2V_T} - Vid/2V_T)(e^{Vid/2V_T} - Vid/2V_T)}{(e^{Vid/2V_T} - Vid/2V_T)^2}$$


$$= - \lambda I_0 R_c \frac{\left(e^{Vid/2V_T} - e^{-Vid/2V_T}\right)}{\left(e^{Vid/2V_T} + e^{-Vid/2V_T}\right)} = \left[-\lambda I_0 R_c + anh \frac{1}{2} \frac{Vid}{V_T}\right]$$



Provided $V_{cc} - d T_{o} R_{c} > V_{cesat} - V_{be} + V_{i}$, neither Q1 nor Q2 can saturate. Unless V_{EE} is made very small, Q3 cannot saturate either. It should be noted that if $|V_{ii}|$ or $|V_{ir}|$ is made too large, the collector—to—base junctions become forward biased.

Effect of emitter degeneration





7

Calculation of differential gain Rose Via Q1 Q2 oViz Vid=Vij-Viz To Q ideal CS

From large-signal analysis we have $Vod = -d I_0 R_c + anh \frac{1}{2} \frac{Vid}{4}$

For 1x1≪1, tanhx=x-x3

Vod=ーdIoRe 去や[1ーは(以)2]


For Vid | 4 | Vod = - & IoRc Vid VT

As long as IVid $\leq V_{\tau}$, Vod is linearly dependent on Vid. Hence, over this range, the gain is independent of the signal amplitude and is given by

Av = d (Vod) = Vod = - dIoRc = - IcRc = gmRc

Small-signal analysis (with Rg and Re present)

= but ro=00



Quiescent callector currents are $I_{c_1}=I_{c_2}=\frac{dI_0}{2}$. Heure, for small signal analysis

$$r_{\Pi} = r_{\Pi} = r_{\Pi} = \frac{V_{T}}{I_{B}} = \frac{V_{T}}{\frac{dI_{0}}{2}} = \frac{2V_{T}(1+\beta)}{I_{0}}$$

$$g_{mi} = g_{m2} = g_m = \frac{I_c}{V_T} = \frac{\cancel{A}I_o}{\cancel{A}V_T}$$

Assume ro=00

Method 1 Start with eq. circuit facing v.

$$v_1$$
 R_B
 v_1
 v_2
 v_1
 v_2
 v_3
 v_4
 v_4
 v_4
 v_4
 v_5
 v_6
 v_7
 v_8
 v_8
 v_8
 v_8
 v_8
 v_9
 v_9

$$V_{i} = \frac{Q_{i}}{V_{i}} \frac{R_{e}}{V_{i}} \frac{Q_{i}}{V_{i}} \frac{R_{e}}{V_{i}} \frac{R_$$

Whatschoes source vi see?

The answer depends on what vz is.

1) If v; is independent, make it O. Then

Source
$$\sqrt{r_{\pi}+R_{B}}$$
 (1+ β) R_{E} $\rightarrow 2(r_{\pi}+R_{B})$
 $R_{B}+r_{\pi}+\frac{(r_{\pi}+R_{B})(1+\beta)R_{E}}{r_{\pi}+R_{B}+(1+\beta)R_{E}}$
 $R_{E}\rightarrow\infty$

2) If $v_2 = v_1$, common-mode excitation, source v_i sees

$$\frac{R_{B}+R_{\pi}+\frac{(r_{\pi}+R_{B})(1+\beta)R_{E}}{r_{\pi}+R_{B}+(1+\beta)R_{E}}}{1-\frac{R_{E}}{R_{E}+\frac{r_{\pi}+R_{B}}{1+\beta}}}=\frac{r_{\pi}+R_{B}+(1+\beta)\lambda R_{E}}{R_{E}+\infty}$$

Source vi ses a very high resistance.

3. If $v_2 = -v_i$, difference-mode excitation, source v_i sees

$$\frac{R_{B} + 2\pi + \frac{(r_{\pi} + R_{B})(1+\beta)R_{E}}{2\pi + R_{B} + (1+\beta)R_{E}}}{1 + \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1+\beta}}} = r_{\pi} + R_{B}$$

What is the voi output?

This is the output with respect to ground.

$$\mathcal{N}_{01} = -\frac{\beta R_{c} \left(\mathcal{V}_{1} - \mathcal{V}_{2} \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} \right)}{R_{B} + 2\pi + \frac{(2\pi + R_{B})(1 + \beta)R_{E}}{2\pi + R_{B} + (1 + \beta)R_{E}}}$$

$$\mathcal{N}_{01} = -\frac{\beta R_{c}}{R_{B} + 2\pi} \left[\frac{\mathcal{V}_{1} - \mathcal{V}_{2} \left(\frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}} \right)}{1 + \frac{R_{E}}{R_{E} + \frac{2\pi + R_{B}}{1 + \beta}}} \right]$$

The voi autput is <u>not</u> proportional to the difference of the two input signals. Stated differently, if the output is single ended, the circuit does not act like a difference complifier even when the ro of the transistors are assumed os. However, if RE= 00 (ideal CS in the emitter), then

$$v_{01} = -\frac{\beta R_C}{2(R_B + r_B)} (v_1 - v_2)$$

which is proportional to the difference signal.

Putting the two halves of the circuit together

$$v_{od} = v_{oi} - v_{o2} = -\left(\frac{\beta R_c}{R_B + v_W}\right) (v_i - v_z)$$

The callector-to-collector output, vod, is proportional to the difference signal regardless of the value of RE. The circuit then is a difference or differential amplifier. Although not considered here, this is true even when the no's of the transistors are taken into account. Of course all these results are based on the assumption that the two halves of the circuit are perfectly matched. For Ro=0, vod=-gmRc (v,-vz) which agrees with the result obtained from the large-signal analysis. 95

L13: Method 2 Start with equivalent circuits facing RE

$$\frac{1}{\sqrt{1 - v_2}} = \frac{1 + \beta}{\sqrt{1 - v_2}} \frac{1 + \beta}{\sqrt{R_E + \frac{R_B + v_{II}}{1 + \beta}}} \frac{1 + \beta}{\sqrt{R_E + \frac{R_B + v_{II}}{1 + \beta}}} \frac{1 + \beta}{\sqrt{R_E + \frac{R_B + v_{II}}{1 + \beta}}} \frac{1 + \beta}{\sqrt{R_E + \frac{R_B + v_{II}}{1 + \beta}}}$$

$$V_{01} = -\left(\frac{\beta R_{c}}{R_{\beta} + {}^{2}\pi}\right) \frac{\left(V_{1} - V_{2} \frac{R_{E}}{R_{E} + \frac{R_{\beta} + {}^{2}\pi}{1 + \beta}}\right)}{\left(1 + \frac{R_{E}}{R_{E} + \frac{R_{\beta} + {}^{2}\pi}{1 + \beta}}\right)}$$

Method 3 Split the vi and vz inputs into their common-mode and difference-mode components.

$$v_{1} = \frac{v_{1} + v_{2}}{2} + \frac{v_{1} - v_{2}}{2} = v_{ic} + \frac{v_{id}}{2}$$

$$v_{2} = \frac{v_{1} + v_{2}}{2} - \frac{v_{1} - v_{2}}{2} = v_{ic} - \frac{v_{id}}{2}$$

$$v_{3} = \frac{v_{1} + v_{2}}{2} - \frac{v_{1} - v_{2}}{2} = v_{ic} - \frac{v_{id}}{2}$$

$$v_{4} = \frac{v_{1} + v_{2}}{2} - \frac{v_{1} - v_{2}}{2} = v_{ic} - \frac{v_{id}}{2}$$

Response due to the common-mode input

Because of the symmetry, the current in the wire connecting the emitters is zero.

$$V_{OCI} = -\beta i_{bci} R_c = -\frac{\beta R_c Vic}{R_B + r_W + (1+\beta)2R_E} = V_{OCZ}$$


$$A_c = -\frac{\beta R_c}{R_B + r_T + (1+\beta) 2R_E} \frac{common - mode}{gain}$$

Response due to the difference-mode input

$$V_{\text{odi}} = -\beta i_{\text{bdi}} R_{\text{c}} = -\frac{\beta R_{\text{c}} \frac{V_{\text{id}}}{2}}{R_{\text{B}} + 2\pi} = -V_{\text{od2}}$$

Since R_E is very large (being the output resistance of a current source); $Ric \gg Rid$, $|A_c| \ll |A_d|$. $|A_c| \ll |A_c| \ll |A_c$

Putting common- and difference-mode responses together



Common-mode rejection ratio=CMRP $CMRR = \left| \frac{Ad}{Ac} \right| = \frac{R_B + r_{\Pi} + (I + \beta) 2R_E}{R_B + r_{\Pi}}$

CMRR =
$$1 + \frac{(1+\beta)2R_E}{R_B + 2\pi}$$


$$CMRR|_{R_{8=0}} = 2q_{m}R_{E} = 2\frac{T_{c}}{V_{T}}R_{E} = \frac{T_{c}R_{E}}{V_{T}}$$

To increase CMRR, make RE as large as possible. This is why a current source is used in the emitter. In cases where the attain_ment of a high CMRR is not such an important consideration, indeed of the current source, a resistor RE returned to a negative supply voltage, -VEE, can be used. Then,

IoRE = VEE and hence


CMRR RS=0
$$\frac{V_{EE}}{V_T} = \frac{15 \times 10^3}{36} = 517$$

Measurement of Ac



Source v_i sees $\frac{Ric}{2}$ where $Ric = R_B + r_{II} + (1+\beta) 2R_E$ $A_c = \frac{-\beta R_c}{2 + \frac{1}{2} + \frac{1}$


Measurement of Ad



Source Vi sees Rid where Rid=2(RB+211)

$$A_d = \frac{-\beta R_c}{R_B + r_{\pi}}$$

Common-mode feedback to improve CMRR



The feedback signal is derived from the common emitters of Qz and Q4. At this mode, the voltage is proportional only to the common-mode component of the vi and vi input signals, and therefore feedback affects only the common-mode voltage. No difference-mode signal is fed back because ve=0 for the difference-mode component of the input signals.

Let Aci, Adi and Acz, Adz represent the common- and differ euce-mode gams of the input (Q,Qr) and output (Q3,Q4) differ. ential amplifiers respectively. Tet Ki represent the attenuation from the voi output to made e with voz = 0 (or from the voz output to made e with voi=0). Let K2 represent the gain from node e to voi or vor outputs. We see , by inspection, that K2<0 and K1>0.) The K1K2 product would than represent the loop gain.

The input stage is driven by three signals: $v_1, v_2,$ and the feedback signal derived from v_e . Using the principle of superposition, the v_0 , and v_0 outputs can be found.

$$\begin{cases} V_{01} = A_{c1}(\underline{v_1 + v_2}) + A_{d1}(\underline{v_1 - v_2}) + K_2 v_e \\ V_{02} = A_{c1}(\underline{v_1 + v_2}) - A_{d1}(\underline{v_1 - v_2}) + K_2 v_e \end{cases}$$
Since $v_e = K_1(v_{01} + v_{02})$, we obtain
$$v_e = K_1 \left[A_{c1}(v_1 + v_2) + 2K_2 v_e \right]$$

$$v_e = \frac{K_1 A_{c1}(v_1 + v_2)}{1 + 2K_2 v_e}$$

Note that we is proportional to the cannon-mode signal only. Elimimading we in the expressions for voi and voz, we get

$$\begin{cases} v_{01} = A_{c1} \left(\frac{v_1 + v_2}{2} \right) + A_{d1} \left(\frac{v_1 - v_2}{2} \right) + \frac{K_1 K_2 A_{c1} \left(v_1 + v_2 \right)}{1 - 2 K_1 K_2} \\ v_{02} = A_{c1} \left(\frac{v_1 + v_2}{2} \right) - A_{d1} \left(\frac{v_1 - v_2}{2} \right) + \frac{K_1 K_2 A_{c1} \left(v_1 + v_2 \right)}{1 - 2 K_1 K_2} \end{cases}$$

$$\begin{cases} V_{01} = \frac{A_{c1}(V_1 + V_2)}{2(1 - 2K_1K_2)} + A_{d1}(\frac{V_1 - V_2}{2}) \\ V_{02} = \frac{A_{c1}(V_1 + V_2)}{2(1 - 2K_1K_2)} - A_{d1}(\frac{V_1 - V_2}{2}) \end{cases}$$

The output vo can now be expressed in terms of voi, voz, Aca, and Adr.

$$V_0 = A_{c2} \left(\frac{V_{01} + V_{02}}{2} \right) - A_{d2} \left(\frac{V_{01} - V_{02}}{2} \right)$$

$$V_0 = \frac{A_{c_1} A_{c_2}}{1 - 2K_1K_2} \left(\frac{v_1 + v_2}{2}\right) - A_{d_1} A_{d_2} \left(\frac{v_1 - v_2}{2}\right) - A_{d_1} A_{d_2} \left(\frac{v_1 - v_2}{2}\right)$$


where Ac and Ad are the overall commonand difference-mode gains.

CMRR =
$$\left|\frac{Ad}{Ac}\right| = \left(\frac{Ad_1 Ad_2}{Ac_1 Ac_2}\right) \frac{(1-2K_1K_2)}{common-mode}$$
improvement factor

For K1 K2=-4.5, CMRR is improved by 20dB (10:1).

Mismatch effects in difference amplifiers

1. Offset voltage



Assume the CS to be ideal (as shown) and $V_A=\infty$. Let $V_i=0$. Then, it follows that

VBEI = VBE2 = VBE

If Q1 and Q2 are matched perfectly, then the CS Io will divide equally between Q1 and Q2 and VBE, will be given by $V_{BE} = V_T \ln \frac{I_0/2}{I}$, $V_0 = 0$.

However, it is impossible to have a perfect match. So, even though the two base-to-emitter voltages are the same, Ici # Icz because Isi # Isz. Mismatches in Is's are caused by mismatches in base widths, base and collector doping levels, and emitter areas. Furthermore Rc1 7 Rc2 because it is impossible to construct two identical resistors. Mismatches in Rc's are caused by differences in edge definihous when windows are cut. As a result of these imperfections, there will be an output voltage even though the two in puts are grounded (Vi=0).

$$V_{0} = V_{01} - V_{02} = (V_{CC} - I_{C1}R_{C1}) - (V_{CC} - I_{C2}R_{C2})$$

$$= I_{C2}R_{C2} - I_{C1}R_{C1}$$

$$= I_{S2}e^{V_{BE}/V_{T}}R_{C2} - I_{S1}e^{V_{BE}/V_{T}}R_{C1}$$

$$= e^{V_{BE}/V_{T}}(I_{S2}R_{C2} - I_{S1}R_{C1})$$

is temperature dependent. Vo is also affected by the common-mode level of the two inputs which changes the base-to-collector voltages which in turn change the base widths and hence I's.

Since this Vo caused by mismatches cannot be distinguished from the difference of the input signals that are being camplified, it sets a limit on the accuracy of the difference signal that can be detested.

The output caused by mismatches in Is's and Re's can be counteracted by introducing at the input <u>a Vi that will drive the output to zero. This Vi is called the input offset voltage Vos.</u>

 $\begin{aligned} V_{i} &= V_{0S} = V_{BE1} - V_{BE2} = V_{T} \left(ln \frac{I_{C1}}{I_{S1}} - ln \frac{I_{C2}}{I_{S2}} \right) \\ &= V_{T} ln \left(\frac{I_{C1}}{I_{C2}} \frac{I_{S2}}{I_{S1}} \right) \end{aligned}$

Since $V_0 = I_{cz}R_{cz} - I_{ci}R_{ci}$, to make it zero requires that $I_{cz}R_{cz} = I_{ci}R_{ci}$. Hence, V_{os} can be expressed as

$$V_{05} = V_T ln \left(\frac{I_{52}}{I_{51}} \frac{R_{C2}}{R_{C1}} \right)$$

be offset by Vos, which causes the necessary difference in the two base-to-emitter voltages, to drive the output to zero.

Let $I_{S1}=I_S$ and $I_{S2}=I_S+\Delta I_S$, $R_{C1}=R_C$ and $R_{C2}=R_C+\Delta R_C$. Then, Vos can be written

$$V_{0s} = V_T ln \left(1 + \frac{\Delta I_s}{I_s}\right) \left(1 + \frac{\Delta R_c}{R_c}\right)$$

$$= V_T \left[ln \left(1 + \frac{\Delta I_s}{I_s}\right) + ln \left(1 + \frac{\Delta R_c}{R_c}\right)\right]$$

Since $\Delta I_S \ll 1$ and $\Delta R_c \ll 1$, the approx. $\ln(1+x) \cong x$ can be used to obtain

$$V_{os} \cong V_{T} \left(\frac{\Delta I_{s}}{I_{s}} + \frac{\Delta R_{c}}{R_{c}} \right)$$

the offset voltage is proportional to the individual mismatches. AIs and ARC are random parameters that take on different values for each circuit that is fabricated. The worst situation arises when all changes are in the same sense:

$$V_{05} = V_T \left(\frac{|\Delta I_5|}{I_5} + \frac{|\Delta R_c|}{R_c} \right)$$

If we assume $\Delta I_{sl} = 0.05$ and $\Delta k_{c} = 0.01$, then, at room temperature $V_{0S}=26(0.05+0.01) \cong 1.5 \text{ mV}$

To see how the offset voltage varies with temperature, we substitude $V_7 = \frac{kT}{q}$ in the expression for V_{0S} . Vos= Vrln (Isz Rcz Rcz)

Is, as well as Rc, are temperature dependent too. However, ratios of Is's and Re's should be quite independent of temper ature. Consequently,

$$\frac{dV_{os}}{dT} = \frac{k}{q} ln \left(\frac{I_{sz}}{I_{sl}} \frac{R_{cz}}{R_{cl}} \right)$$

$$\frac{dV_{os}}{dT} = \frac{V_{os}}{T}$$

Note that the smaller Vos, the smaller the drift. For Vos=1.5mV and T=300°K,

$$\frac{dV_{0S}}{dT} = \frac{1.5 \times 10^{-3}}{300} = 5 \mu V/^{\circ} K = 5 \mu V/^{\circ} C.$$

With careful designs, it is possible to achieve 14V/°C. This drift is to be compared against dVBE = 2 mV/°C. However, the Nose drifts in the differential amplifier causel each other out in well-matched pairs. L14: 2. Offset current

RCI & Ica VERC2

TBI QI Q2

TBI

Vi I

DIO


Adjust Vi to make Vo=0. By definition, the magnitude of this voltage is the offset voltage, i.e., [Vi] = Vos.

The magnitude of the difference of the two base currents, $|I_{BI}-I_{BZ}|$, when $V_0=0$ is by definition called the offset current I_{OS} . The reason there is an offset current is because 1) $I_{CI} \neq I_{CZ}$ $I_{CI} \neq I_{CZ}$. The reason $I_{CI} \neq I_{CZ}$ because $I_{CI} \neq I_{CZ}$. In can be calculated as follows. $I_{OS} = |I_{BI}-I_{OZ}| = |I_{CI}/\beta_1-I_{CZ}/\beta_2|$


Let Iq=Ic and Icz=Ic+AIc, B=B and $\beta = \beta + \Delta \beta$. Then $I_{OS} = \left| \frac{I_c}{\beta} - \frac{I_c + \Delta I_c}{\beta + \Delta \beta} \right| = \frac{I_c}{\beta} \left| 1 - \frac{1 + \Delta I_c/I_c}{1 + \Delta \beta/\beta} \right|$ $=\frac{I_{c}}{\beta}\left|\frac{\Delta\beta/\beta-\Delta I_{c}/I_{c}}{1+\Delta\beta/\beta}\right| \cong \frac{I_{c}}{\beta}\left|\frac{\Delta\beta}{\beta}-\frac{\Delta I_{c}}{I_{c}}\right|$ Since V=0, IciRci = IczRcz. Let Rci=Rc and $R_{c2} = R_c + \Delta R_c$. $I_c R_c = (I_c + \Delta I_c)(R_c + \Delta R_c)$ $I = \left(I + \frac{\Delta I_c}{T_c}\right) \left(I + \frac{\Delta R_c}{R_c}\right)$ $0 = \frac{\Delta I_c}{I_c} + \frac{\Delta R_c}{R_c} + \frac{\Delta I_c}{I_c} \frac{\Delta R_c}{R_c}$ $0 \cong \underbrace{\Delta I_c}_{L} + \underbrace{\Delta R_c}_{D}$ $I_{OS} = I_{C} \left| \frac{\Delta \beta}{\beta} + \frac{\Delta R_{C}}{R_{C}} \right| = I_{B} \left| \frac{\Delta \beta}{\beta} + \frac{\Delta R_{C}}{R_{C}} \right|$ I os worst case = $I_B \left(\frac{|\Delta\beta|}{B} + \frac{|\Delta R_c|}{R_c} \right)$ The smaller IB, the smaller Ios.

Typically $\frac{|\Delta \beta|}{\beta} = 0.1$ and $\frac{|\Delta Rc|}{Rc} = 0.01$. $I_{OS\ worstcase} = I_{B}(0.1+0.01) = 0.11I_{B}$

If the two sources are driven from sources of zero resistance, Ios has no effect on the output. However, the situation change if there is a resistance in either base lead.



The inequal base currents flowing through inequal source resistances produce a differential voltage at the input which results in an error voltage. This is true even when the two source resistances are equal.




If now SI and S2 are opened Vo will change from O because of differential in put voltage produced by the base currents.

Regidiust V: to V: to make Vo zero again. The magnificant the schange in Vi is equal to the magnifical of (IB2-IB1)Rs, i.e.,

 $|V_i'-V_i|=|V_i'-V_{os}|=|I_{Bi}-I_{Bz}|R_s=I_{os}R_s$ $|I_{os}=|V_i'-V_{os}|$ $|R_s|$

Increasing the input resistance




$$I_{c_1} = I_{c_2} = \frac{I_0}{2} \frac{\beta}{1+\beta}$$

$$I_{c3} = I_{c4} = \frac{I_0}{2} \frac{\beta}{(1+\beta)^2}$$

$$r_{\Pi I} = r_{\Pi 2} = \frac{V_T}{I_{BI}} = \frac{\beta V_T}{I_{CI}} = \frac{2(1+\beta)V_T}{I_0}$$


$$r_{\Pi 3} = r_{\Pi 4} = \frac{V_T}{I_{B3}} = \frac{\beta V_T}{I_{C3}} = \frac{2(1+\beta)^2 V_T}{I_o} = (1+\beta)r_{\Pi 1}$$

The small-signal circuit is:



What does source vi see?

Moving from right to left, we obtain the successive equivalent circuits. Assume $r_0=\infty$.



10

The input equivalent circuit for v; is:

$$v_{i} = \frac{4 + 2\pi 3 = Ri}{V_{i}}$$

$$v_{i} = \frac{4 + 2\pi 3}{V_{i}} = \frac{8(1+\beta)^{2} V_{T} = Ri}{I_{o}}$$

$$v_{i} = \frac{8(1+\beta)^{2} V_{T}}{I_{o}} = \frac{8(1+\beta)^{2} V_{T}}{I_{o}$$

The input equivalent circuit for v, is

$$v_1 + \frac{4r_1r_4}{i_{b4}} = \frac{4r_1r_4}{i_{b4}} = \frac{8(1+\beta)^2 V_T}{I_0}$$

What is the output equivalent circuit?


By inspection of the small-signal circuit we see that

The output equivalent circuit is:

$$\frac{I_0 R_c}{8 V_T} (v_1 - v_2) \int_{\frac{\pi}{2}}^{R_c} \frac{R_c}{8 V_T} v_3 dv_3$$

Alternative derivation


Since $i_{c1}=(1+\beta)i_{c3}$ and $i_{c2}=(1+\beta)i_{c4}$, neglect i_{c3} relative to i_{c1} and i_{c4} relative to i_{c2} . Use the emitter equivalent circuits of Q_3 and Q_4 and obtain = =



Use the results presented on p94 with $R_E=\infty$, $R_B=r_{\rm HI}$, $r_{\rm H}=r_{\rm HI}$ and obtain


$$\begin{split} \mathcal{V}_{0} &= \frac{\beta R_{c}}{R_{\beta} + 2\pi} \left(\underbrace{v_{1} - v_{2}}_{2} \right) = \left. \frac{\beta R_{c}}{4 r_{\Pi I}} \left(v_{1} - v_{2} \right) \right|_{\mathcal{I}_{\Pi I} = 2} \underbrace{\frac{2(1 + \beta) V_{1}}{I_{0}}}_{\mathcal{I}_{0}} \\ &= \underbrace{\frac{\beta}{1 + \beta}}_{1 + \beta} \underbrace{\frac{I_{o} R_{c}}{8 V_{T}} \left(v_{1} - v_{2} \right)}_{\mathbb{R} V_{T}} \cong \underbrace{\frac{I_{o} R_{c}}{8 V_{T}} \left(v_{1} - v_{2} \right)}_{\mathbb{R} V_{T}} \end{split}$$

Comparing input resistance and gain



 V_i sees a resistance of $R_{ij} = 2r_{\pi i} = \frac{4(1+\beta)V_T}{2}$

$$A_{v_i} = \frac{1}{2}g_m R_c = \frac{I_o R_c}{4V_T}$$



 V_i sees a resistance of $R_{i2} = 4r_{\Pi 4} = \frac{8(1+\beta)^2 V_T}{I_0} = \frac{2(1+\beta)}{R_{i1}} \frac{R_{i1}}{R_{i1}}$

The gain is

$$A_{v_2} = \frac{I_o R_c}{8V_T} = \frac{1}{2} A_{v_1}$$

To prevent the transiotors from saturating, $\frac{1}{2}R_c \angle V_{cc} - V_{cesat} + V_{BE}$ where $V_{BE} \cong V_T ln \frac{I_0/2}{I_s}$. Note that $(I_0R_c)_{max} \cong 2V_{cc}$ (For $V_{cc} = 15V$, $A_{v_1} \cong 300$)

QI and Q2 form the input of the differential amplifier. The emitter currents are supplied by the current source Q5 which is controlled by Q6. The load on the output transistor Q2 is the current source Q4 which is controlled by Q3. Q7 supplies the base currents for Q3 and Q4 through -VEE while taking a negligibly small current IB7 away from the collector junction of Q1 and Q3.

to QH, and IB7=0, then we see by inspection that

Vo= Vcc-VEB4-VEB7

Because $I_{C7} \cong 2I_{B4} = \frac{2I_{C4}}{\beta} \Big|_{\beta=100} = \frac{I_{C4}}{50}$, we would

expect VEB7 = VEB4 - 0.102.

Because <u>mismatches</u> in the saturation currents have such an important effect on the output level, we calculate $\frac{1}{2}$ with $\frac{1}{2}$ = $\frac{1}{2}$. Then $\frac{1}{2}$ = $\frac{1}{2$

$$\begin{bmatrix} I_{c_{1}} = I_{s_{1}} e^{\frac{V_{8e2}}{V_{T}}} (1 + \frac{V_{cc} - V_{EB4} - V_{EB7} + V_{BE2}}{V_{AN}}) \\ I_{c_{2}} = I_{s_{2}} e^{\frac{V_{8e2}}{V_{T}}} (1 + \frac{V_{o} + V_{BE2}}{V_{AN}}) \\ I_{c_{3}} = I_{s_{3}} e^{\frac{V_{EB4}}{V_{T}}} (1 + \frac{V_{EB4} + V_{EB7}}{V_{AP}}) \\ I_{c_{4}} = I_{s_{4}} e^{\frac{V_{EB4}}{V_{T}}} (1 + \frac{V_{cc} - V_{o}}{V_{AP}})$$

Note that it was assumed $V_{A1} = V_{A2} = V_{AN}$ and $V_{A3} = V_{A4} = V_{AP}$. Also IBT was assumed 0. Since $\overline{I_{C1}} = \overline{I_{C3}}$ and $\overline{I_{C2}} = \overline{I_{C4}}$, we obtain

$$\frac{I_{c3}}{I_{s1}} e^{\frac{V_{BE2}}{V_{T}}} \left(1 + \frac{V_{CC} - V_{EBH} - V_{EB7} + V_{BE2}}{V_{AN}}\right) = I_{c3} e^{\frac{V_{BB4}}{V_{T}}} \left(1 + \frac{V_{EB4} + V_{EB7}}{V_{AP}}\right) \left\{I_{c3} e^{\frac{V_{BB2}}{V_{T}}} \left(1 + \frac{V_{CC} - V_{o}}{V_{AP}}\right) = I_{c4} e^{\frac{V_{EB4}}{V_{T}}} \left(1 + \frac{V_{CC} - V_{o}}{V_{AP}}\right)\right\}$$

$$\frac{I_{S1}\left(1+\frac{V_{CC}-V_{EB4}-V_{EB7}+V_{BE2}}{V_{AN}}\right)}{I_{S2}\left(1+\frac{V_{b}+V_{BE2}}{V_{AN}}\right)} = \frac{I_{S3}\left(1+\frac{V_{EB4}+V_{EB7}}{V_{AP}}\right)}{I_{S4}\left(1+\frac{V_{CC}-V_{o}}{V_{AP}}\right)}$$

Solving for Vo, we obtain

 $V_{0} = \frac{\left(\frac{I_{S1}}{I_{S2}}\frac{I_{S4}}{I_{S3}}-I\right)V_{AN} + \frac{I_{S1}}{I_{S2}}\frac{I_{S4}}{I_{S3}}\left[V_{CC}\left(1+\frac{V_{AN}}{V_{AP}}\right) + V_{BE2} - V_{EB4} - V_{EB7}\right] - \left[V_{BE2} + \left(V_{EB4} + V_{EB7}\right)\frac{V_{AN}}{V_{AP}}\right]}{\left(V_{CC}\left(1+\frac{V_{AN}}{V_{AP}}\right) + V_{BE2} - V_{EB4} - V_{EB7}\right]}$

1 + 151 154 VAN TS2 TG2 VAP

where terms divided by VANVAP have been neglected. If mismatches in Is are small, Vo can be approx. as

Vo= (ISI ISU -1) VAN + [VCC(1+VAN) + VBE2-VEBY-VEBY]-[VBE2+(VEBY+VEBY) VAN] VEBY= VT ln Io/2 ISP VBEY= VT ln Io/2 ISP

After dividing through, this expression simplifies to

$$V_{0} = \left(\frac{I_{S1}}{I_{52}} \frac{I_{S4}}{I_{53}} - 1\right) \frac{V_{AN}}{1 + \frac{V_{AN}}{V_{AP}}} + \left[V_{CC} - (V_{EB4} + V_{EB7})\right]$$

If there were no mismatch, i.e., Is = Is 2 and Is3= Is4, the first term in the above expression would be O. However, even a small mismatch in Is's would cause a considerable change in the quiescent value of Vo because the mismatch term is multiplied by a large number, namely + VAN/VAP For example, for VAN=120V, VAP=60V and Isi=(.01) and Isy = (0), Vo becomes $\frac{V_0 = 0.8 + V_{00} - (V_{EBH} + V_{EBT})}{1}$.


It is interesting to mote that the emiller current source, has negligible effect on the quiescent value of the output voltage. It influences only VEB4 and VEB7. If the two halves of the differential amplifier were perfectly matched, then the current produced by Q5 will divide evenly resulting in Ic4= In. Correspondingly

 $=V_{EB4}-0.102$

Dynamic range See discussion 7 on p113 for the slope)

Since the collector currents remain essentially constant, the transistor parameters do not change appreciably. The result is a transfer curve that is quite straight

measurement of mismatch



$$\begin{cases} I_{c_{I}} = I_{SI} e^{\frac{V_{BE}}{V_{T}}} \left(1 + \frac{V_{BE}}{V_{AI}} \right) \\ I_{c_{2}} = I_{S2} e^{\frac{V_{BE}}{V_{T}}} \left(1 + \frac{V_{BE}}{V_{A2}} \right) \end{cases}$$


Even a 10% mismatch in VA's will hardly have an effect on Ic's.

$$\frac{\overline{I}_{c1}}{\overline{I}_{c2}} = \frac{\overline{I}_{S1}}{\overline{I}_{S2}}$$

Demonstration


- 1. Use ourmeter readings to obtain the Is1 ratio for an IC.
- 2. Show that the Is1 ratio is independent of temperature and value of the collector current.
- 3. Repeat 1 and 2 for a discrete pair of transistors.

L15: Demonstration of differential amplifier with active load




- 1. Display Vo V5 Vi curve
- 2. With matched (Q1,Q2) and (Q3,Q4), Vo=Vcc-VEB4-VEB7 = 10-0.6-0.5 = 8.9 V
- 3. A ±2% mismatch in the Is1/Is2 ratio will result in V= 8.9±0.8 = € 8.1V

In amplifiers having C5's as callecter loads g_m , r_{IT} , β , and r_o do not vary much with the operating point resulting in practically constant gain over the entire dynamic range. This gain can be calculated using the small signal model. (See also discussion on pp 83-86.)




RE represents the output resistance of Q5 current source. Because IG1= IG2= IG3= IG4, mo distinction will be made on the rπ's and gm's of these transistors. They will be designated by rπ and gm. The ro's of the NPN transistors will be designated by ron;

similarly ros of PNP transistors will be designated by rop. Although the ros of the transistors rise slightly in value as the collecta-to-emitter voltage varies from no to n Vac, this secondorder effect will be niglected. Since Ic7 = 21c3, rπ7 ≅ Brπ/ If the circuit were symmetric about a vertical line through its middle, the auiter voltage ve would have been zero because of the difference-mode excitation. While the bottom half is symmetric, the top half is not. Nonethe_ less, if the ro's of the NPN transistors were infinite, the lack of symmetry in the collector circuits of Q1 and Q2 wouldn't have mattered because changes in the collector circuits would not then have any effect on the base and emitter circuits, and ve would still have been O. For ron \$ 00, ve will be slightly different from 0. Still, as long as row is large, to a first-order approx. ve can be taken as O, thus desoupling QI and QZ at their emitters and in so doing removing altogher any effect of RE on the differential gain.



The portion of the circuit consisting of Q7 and the bases of Q3 and Q4 can be simplified.




$$\frac{1}{2}\beta rop \gg \frac{r_{II}}{2} \left(\frac{1}{2}\beta \frac{V_{AP}}{I_{C}} \gg \frac{\beta}{2} \frac{V_{T}}{I_{C}}\right)$$

$$\frac{1}{2}\beta r_{W} \qquad (1+\beta)i\eta \cong \beta i\eta$$

$$\frac{\frac{1}{2}\beta n_{\pi}}{\frac{1}{2}\beta n_{\pi}} + \frac{1}{2}\beta n_{\pi} = 0$$

We now combine this result with the collector equivalent circuit of Q3.



Since $\frac{2}{g_m} \ll ron$, $i_{cl} = g_m \frac{v_{id}}{2}$

Voz (gm Vid + ic) ron rop = gm Vid ron rop ron+rop

Using the approx. $r_0 = \frac{V_A + V_{CE}}{I_C} = \frac{V_A}{I_C}$, we obtain


$$A_{d} = \frac{I_{c}}{V_{T}} \frac{\frac{V_{AN}}{I_{c}} \frac{V_{AP}}{I_{c}}}{\frac{V_{AN}}{I_{c}} + \frac{V_{AP}}{I_{c}}} = \boxed{\frac{1}{V_{T}} (\frac{V_{AN}V_{AP}}{V_{AN} + V_{AP}})} \quad \begin{cases} \text{See also} \\ \text{pp 85-86} \end{cases}$$

For $V_{AN} = 120V$, $V_{AP} = 60V$, and $V_{T} = 26 \text{ mV}$, we get $A_{d} = \frac{1}{26 \times 10^{-3}} \frac{120 \times 60}{180} = 1538$


If we assume the Voz vs. Vid curve to be a straight line (see p110) having a slope of 1538, then for $V_{cc}=15V$ it takes a Vid of $\frac{15}{1538}V\cong 10\,\text{mV}$ to drive the output from 0 to 15V.

Determination of the common-mode gain


Again, even though the circuit is not symmetric, we can argue that the current between the emitters is D if the owtput resistance RE of the Q5 current source is split as shown below.



The upper portion of the circuit consisting of Q3, Q4, and Q7 can again be simplified to the equivalent circuits shown for the differential mode excitation in upper left column on this page. The resulting circuit is shown on next page.



Because row is so much smaller than the resistance following it, practically all of ve appears at the emitters. Stated differently, letting row to equal zero does not adversely affect the responses of the circuit. Similarly the 2/gm resistor can be replaced with a short circuit. The result is



By inspection of the left half of the circuit we see that

$$\begin{cases}
v_c = (1+\beta)i_b, \frac{r_{ON} + 2R_E}{r_{ON} + 2R_E} \\
i_{c_1} = \beta i_b, -\frac{v_c}{r_{ON}}
\end{cases}$$

Solving for ice we obtain

The right half of the circuit will be solved by using the principle of superposition.

iba= iba1+ ib22+ ib23

Voc= Voc1+Voc2+Voc3

Substitude for ici in the first equation and solve for ibz. Using this ibz and ici, solve the second equation for voc. The result is

V_oc = 0

It should be emphasized that mo algebraic approximations were made in arriving at this remarkable result. Note that the zero output is independent of the output resistance of the current source transistor Q5. Consequently the common-mode-rejection-ratio of this amplifier would be infinite.

Offset voltage calculation

of the output with both input bases grounded was derived on p110. It is reproduced here for convenience.

gain The expression for the differential-mode nwas derived on p 115 and is reproduced here for convenience.

$$A_d = \frac{1}{V_T} \frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}$$

To drive the output to its quiescent value (under perfectly matched conditions) of Vac-(VEB4+VEB7) requires that an offset voltage be introduced at the input of

the differential amplifier. This voltage can be obtained by dividing the output offset voltage with the differential gair.

$$V_{OS} = \frac{\left(\frac{I_{S1}}{I_{S2}} \frac{I_{S4}}{I_{S3}} - I\right) \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}{\frac{I}{V_{T}} \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}$$

$$V_{OS} = \frac{\left(\frac{I_{S1}}{I_{S2}} \frac{I_{S4}}{I_{S3}} - I\right) \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}{V_{T} \left(\frac{V_{AN} V_{AP}}{V_{AN} + V_{AP}}\right)}$$

$$V_{05} = V_T \left[\left(\frac{I_{51}}{I_{52}} \right) \left(\frac{I_{54}}{I_{53}} \right) - 1 \right]$$

To simplify, let $I_{S2}=I_{SN}$, $I_{S1}=I_{SN}+\Delta I_{SN}$, $I_{S3}=I_{SP}$, $I_{S4}=I_{SP}+\Delta I_{SP}$. Then


$$V_{os} = V_T \left[\left(1 + \frac{\Delta I_{sN}}{I_{sN}} \right) \left(1 + \frac{\Delta I_{sP}}{I_{sP}} \right) - 1 \right]$$

$$V_{os} \cong V_T \left(\frac{\Delta I_{SN}}{I_{SN}} + \frac{\Delta I_{SP}}{I_{SP}} \right)$$

Vos worst case =
$$V_T \left(\frac{|\Delta I_{SN}|}{I_{SN}} + \frac{|\Delta I_{SP}|}{I_{SP}} \right)$$

If saturation current mismatches can be held within 1%, then Vos worstcase $\leq 0.52 \,\mathrm{mV}$. It would take an input voltage of $\pm 0.52 \,\mathrm{mV}$ to drive the output to 0.


Improving the circuit further




 R_1 allows us to use a smaller R to establish I_0 . Also it makes the output resistance of Q_5 higher (see also discussion presented on pp71-72).

R2 forces a better match of the collector currents of Q3 and Q414 also makes the output resistance of Q4 (active load) higher thereby increasing the differential gain.


A current mirror



If IB3 is neglected, Ic=Icz
as shown




A current difference cumplifier using a single supply



FUNDAMENTALS & APPLICATIONS OF ANALOG INTEGRATED CIRCUITS

PART I LOW FREQUENCY ANALYSIS & DESIGN




Study Guide for

MODULE D Class A, B, & AB Output Stages & the μΑ741 Operational Amplifier




Colorado State University Engineering Renewal & Renewal & Growth Program

16: Class-A emitter-follower output stage



I₀ = 2 V_{CC} - V_{BE}

VA assumed os. Q1 and Q2 matched.



$$V_{0} = V_{i} - V_{be}$$

$$= V_{i} - V_{T} \ln \frac{I_{c}}{I_{s}}$$

$$I_{c} \cong I_{e} = I_{o} + \frac{V_{o}}{R_{i}}$$

$$V_{0} = V_{i} - V_{f} \ln \left(\frac{I_{o} + \frac{V_{o}}{R_{i}}}{I_{s}} \right)$$

 $V_0 = V_i - V_T \ln \frac{I_0}{I_s} \left(1 + \frac{V_0}{I_0 R_L}\right) = V_i - V_T \ln \frac{I_0}{I_s} - V_T \ln \left(1 + \frac{V_0}{I_0 R_L}\right)$ where $V_0 = V_i$ where $V_0 = V_0$

$$V_o = V_i - V_{BE} - V_T ln \left(1 + \frac{V_o}{I_o R_L} \right)$$

$$I_c = I_o + \frac{V_o}{R_L}$$

As Vi increases Vo and Ic increase until either Q gets sat. (at which time Vo=Vac-Vacsat) or maximum allowable current Icmax for Q is reached (at which time Vo=(Icmax-IdRL).

As Vi docreases Vo and Ic decrease until either Q gets cut off (at which time Vo = - Io R) or the current source transistor Q1 gets sat (at which time Vo = - Vac + Vc Esat).

Vo Vs. Vi, Ic Vs. Vi, and Ic Vs. VcE curves
There are 3 cases (excluding the Icmoximitation).

1 Q gets cut off and QI gets sat. for the same negative value of Vi. This requires


that Vo=-IoR_=-Vcc+Vc=sat

a) The Vo vs. Vi curve

$$V_0 = V_i - V_{BE} - V_T ln \left(1 + \frac{V_0}{I_0 R_L} \right)$$

$$= V_i - V_{BE} - V_T ln \left(1 + \frac{V_0}{V_{CC} - V_{CESat}} \right)$$

The logarithmie term is negligible.



Error caused by neglected log. term.

sion of $I_c = I_s(e^{V_{8e}/V_T})$ cutoff is achieved only when $V_{8E} = -\infty$ which requires $V_i = -\infty$. This is why we consider it adequate for V_0 to be at 99% of its cutoff value.

Note that the error is negligible even when it assumes its greatest magnitude at the extense ends of the linear curve.


Remarks 1) If $V_i = V_m \sin \omega t$, it takes a smaller V_m to sat QI than to sat Qor stated differently the upper limit on V_m is set by the saturation of the current source QI. (to sat Q.)

2) To get Vomax = Vac-Vassatz, Vi needs
to swing to Vac-Vassatz VBE which
is larger than Vac. This will be
impossible to achieve if the driver
stage producing Vi is itself supplied
by the same Vac.

3) (Peak - to-peak swing) = 2 (Vcc-VcEsot) = Wcc

the output waveform is shifted down by YBE

b) The Ic Vs. Vi curve



(Real-to-peak swing of Id) = 2 Io

C) The Ic vs VCE curve - the load line


$$I_{c} = I_{o} + \frac{V_{o}}{R_{L}} = I_{o} + \frac{V_{cc} - V_{cE}}{R_{L}}$$

$$2I_{o} \leftarrow Q \text{ sat.}$$

$$I_{o} \leftarrow Q \text{ sat.}$$


$$V_{RE} = I_{c} \leftarrow Q \text{ point}$$

$$V_{ce} = I_{o} + \frac{Q}{R_{L}} =$$




b) The I. vs. Vi curve

$$I_e = I_o + \frac{V_i - V_{RE}}{R_L}$$



c) The Ic Vs. VCE curve—the load line

$$I_c = I_o + \frac{V_{cc} - V_{ce}}{R_L}$$




If we assume \(\forall \text{Esat} \cong 0 \), maximum peak
to-peak sinusoidal \(\begin{array}{c} \text{ewrent swing of 2I_0} \) \(\text{voltage owing of 2I_0} \) \(\text{voltage owing of 2I_0} \) \(\text{loop} \)


be obtained about the Q point. Note that the voltage swing is less than 2Vcc because \(\text{To}_L \subseteq Vcc \)

3 Q1 gets saturated for some negative value of V: while Q remains active. This requires that $I_0R_L > V_{CC} - V_{CE}$ sat


a) The Vo vs. Vi curve



b) The Ic vs. Vi curve




C) The I vs. Vc curve - the load line



If we assume { VB = = 0 }, a maximum peak-

to-peak sinusoidal { current swing of 2 Vcc } can be voltage swing of 2 Vcc } can be obtained about the Q-point. Note that the current swing is less than 2 Io because Io > Vcc. R.

Small-signal gain calculation



 $V_0 = V_i - V_b e = V_i - V_T \ln \frac{I_c}{I_s} \approx V_i - V_T \ln \frac{I_e}{I_s}$ $= V_i - V_T \ln \left(\frac{I_0 + V_0/R_i}{I_s} \right) + equation for transfer character tenistic$


$$A_{v} = \frac{dV_{o}}{dV_{i}} = 1 - V_{T} \frac{\frac{dV_{o}}{dV_{i}}/I_{s}R_{L}}{(I_{o} + V_{o}/R_{L})/I_{s}} = 1 - \frac{V_{T}}{I_{c}R_{L}} \frac{dV_{o}}{dV_{i}}$$

Solving for dVo we obtain

$$\frac{dV_0}{dV_i} = \frac{1}{1 + V_T/I_4 R_L} = \frac{1}{1 + 1/g_m R_L} = \frac{g_m R_L}{1 + g_m R_L}$$

Method 2

Small-signal analysis circuit is



The gain depends on g_m which depends on the operating point I_c . Let us now calculate the gain at three different operating points for the case when $I_oR_L = V_{cc} - V_{cEsat} \cong V_{cc} = 15 \text{ V}$.


$$A_{v} = \frac{1}{1 + \frac{V_{T}}{I_{c}R_{L}}} = \frac{1}{1 + \frac{I_{0}}{I_{c}}} \frac{V_{T}}{V_{cc}} \qquad I_{c} = I_{0} + \frac{V_{cc} - V_{cE}}{R_{L}} 2I_{0} - \frac{V_{E}}{R_{L}}$$

$$\frac{V_{i} \cong V_{cc} (I_{c} = 2I_{0})}{1 + \frac{1}{2} \frac{V_{T}}{V_{cc}}} = \frac{0.999}{1 + \frac{1}{2} \frac{V_{T}}{V_{cc}}}$$

$$A_{v} = \frac{V_{i} \cong - V_{cc} (I_{c} = 0.1I_{0})}{V_{i} \cong - V_{cc} (I_{c} = 0.01I_{0})} = \frac{1}{1 + 10 \frac{V_{T}}{V_{cc}}} = \frac{0.983}{1 + 100 \frac{V_{T}}{V_{cc}}}$$

As long as operation near cutoff is excluded, the small-signal gain varies about 1% throughout the entire dynamic range of the amplifier. Hence, even for large signals covering the entire dynamic range, distortion will be small.

Class-A output stage demonstration




$$I_{omax} \cong \frac{20-0.6}{16.4} = 1.18 \text{ mA}$$

$$I_{\text{omin}} \cong \frac{20-0.6}{36.4} = 0.53 \,\text{mA}$$

Show

- 1. Linearity
- 2. Dynamic range 3. Unity gain
- 4. Output offset
- 5. Effect of To
- 6. Neg. output limit being reached before positive limit 7. Input and output waveforms


lutput power



As Vi varies, Vbe will change slightly. Neglect this variation and assume Ybe BE.

$$\begin{cases} V_0 = V_m \text{sinwt} \\ I_c \cong I_0 + \frac{V_0}{R_L} = I_0 + \frac{V_m}{R_L} \text{sinwt} \\ V_{ce} = V_{cc} - V_0 = V_{cc} - V_m \text{sinwt} \end{cases}$$

P(t) = Vo = Vm sin wt



1 R_= VCC-VCESat 2 R_> VCC-VCESat 3 R_ \(\frac{\sqrt{CC-\sqrt{CESat}}}{\text{L}_a} $\overline{\rho}_{L} = \frac{1}{2} \frac{V_{m}}{R_{i}} = \frac{1}{2} V_{m} \left(\frac{V_{m}}{R_{i}} \right) = \frac{1}{2} V_{m} \overline{I}_{m}$

The larger Vm, the larger the average power delivered to the load. For load lines 1 and 2 (Vm) max = Vcc - VcEsat. Further increase in P can be obtained by making Im as large as possible. (Im) max = Io for load line 1. So for maximum possible power delivery to the load, operation must be along load line O with Vm=Vcc-VcEsat and Im=To. The resulting power is (PL) max = 1/2 (VCC-VCEsat) Io

For
$$R_L > \frac{V_{CC} - V_{CE} \cdot sat}{I_o}$$
 (load line 2)
 $(I_m)_{max} < I_o$

For
$$R_L < \frac{V_{CC} - V_{CESat}}{I_o}$$
 (load line3)
 $(V_m)_{max} < V_{CC} - V_{CESat}$

Thus, the maximum owing is limited either for current or for voltage resulting in $(\overline{P}_L)_{max} < \frac{1}{2}(V_{CC}-V_{CESat})I_0$ for these two cases.

Power conversion efficiency

 $M = 100 \frac{\text{Average power delivered to load}}{\text{Average power supplied to circuit}}$ $= 100 \frac{\overline{P_L}}{\overline{P_S}}$ $P_L(t) = \frac{V_m}{R_L} \sin^2 \omega t \qquad \overline{P_L} = \frac{1}{2} \frac{V_m}{R_L}$ $P_S(t) = P_V(t) + P_V(t) + \text{power supplied by Vi}$ negligible

where $P_{Vcc}(t) = power delivered by the <math>Vcc$ source. $P_{-Vcc}(t) = power delivered by the -<math>Vcc$ source. $P_{Vcc}(t) = Vcc I_c \cong Vcc (I_0 + \frac{V_0}{R_L}) = Vcc (I_0 + \frac{V_m}{R_L} sinwt)$ $P_{-Vcc}I_0$

 $\frac{P_{Vcc}(t) = vcc + c = vcc (+o + \frac{vo}{R_L}) = vcc (+o + \frac{vo}{R_L})}{P_{Vcc}} = V_{cc}I_0$ $\frac{P_{Vcc}(t) = (-V_{cc})(-I_0) = V_{cc}I_0}{P_{Vcc}(t) = (-V_{cc})(-I_0) = V_{cc}I_0}$


P-vec = Vcc Io

$$M = 100 \frac{\bar{P}_{L}}{\bar{P}_{Vcc} + \bar{P}_{Vcc}} = 100 \frac{\frac{1}{2} V_{m}^{2} / P_{L}}{V_{cc} I_{o} + V_{cc} I_{o}} = 25 \frac{V_{m}^{2}}{V_{cc} I_{o} R_{L}^{2}}$$

The maximum possible value of Vm is (Vcc-VcEsat) provided that $R_L \ge \frac{Vcc-VcEsat}{L_0}$. The maximum power conversion efficiency occurs when V_m is at its maximum possible value which is $(Vac-VcEsat)/I_0$. Hence,


$$\gamma_{\text{max}} = 25 \frac{\left(V_{\text{CC}} - V_{\text{CESat}}\right)^2}{V_{\text{CC}} I_o \left(V_{\text{CC}} - V_{\text{CESat}}\right) / I_o} = 25 \left(1 - \frac{V_{\text{CESat}}}{V_{\text{CC}}}\right) = 25 \left(1 - \frac{V_{\text{CESat$$

Stated differently, at least 75% of the power supplied to the circuit is wasted as heat in Q and Q1.




$$\begin{cases} I_c = I_{o} + \frac{V_m}{R_L} \text{ sinut} \\ V_{ce} = V_{cc} - V_m \text{ sinut} \\ V_{ce} = V_{cc} + V_m \text{ sinut} \end{cases}$$


 $P_{QI} = I_{o} V_{CEI} = I_{o} (V_{CC} + V_{m} \sin \omega t)$ $P_{Q} = I_{c} V_{CE} = (I_{o} + \frac{V_{m}}{R_{L}} \sin \omega t) (V_{CC} - V_{m} \sin \omega t)$ $= I_{o} V_{CC} - \frac{V_{m}^{2}}{R_{L}} \sin^{2} \omega t + V_{m} (V_{CC} - I_{o}) \sin \omega t$ $\begin{cases} P_{QI} = I_{o} V_{CC} \end{cases} \text{ independent of signal}$ $\begin{cases} P_{QI} = I_{o} V_{CC} \end{cases} \text{ independent of signal}$ $\begin{cases} P_{QI} = I_{o} V_{CC} - \frac{1}{2} \frac{V_{m}^{2}}{R_{L}} \end{cases} \text{ the larger the signal,}$ the loss is the power dissipated in Q.



Average power-flow diagraeu




a dissipates the least power when Vm is largest while R_L is the smallest. This occurs when I_oR_L = Vcc and V_m = Vcc in which are a firm



At what point does Q dissipate the most power? The instantaneous power dissipated in Q for any signal waveform is

 $P_{a}(t) = I_{c} V_{ce} = \left(I_{o} + \frac{V_{cc} - V_{ce}}{R_{L}}\right) V_{ce}$

The Pa(t) vs. Vce curve is a parabola with Vce axis intercepts at Vce=0 and Vce=Vcc+IoRL as shown below.




Maximum instantaneous power is dissipated in Q every time Vcelt) assumes the value of $\frac{1}{2}(Vcc+IoR)$ which results in

$$\left| \frac{V_{cc} + I_{o}R_{L}^{2}}{R_{L}} \right|$$

Designating the maximum power dissipation points on the load line:

When $v_i(t)=0$, $v_o(t)=0$. At these times $I_c(t)=I_o$ and $V_{ce}(t)=V_{cc}$. These values do not depend on R_L . As before, we consider 3 cases: $I_oR_L=V_{cc}$, $2I_oR_L>V_{cc}$, and $3I_oR_L< V_{cc}$. (These results are based on the assumption that V_{ce} sat ≤ 0 .)




The point of maximum power dissipation occurs when vi(t) drives the transistor to the midpoint on its load line provided the midpoint is within the boundaries set by Vce max=24cc

and $I_c = I_{cmax}$ which represents the maximum permissible collector current. For $\infty \ge R_L \ge \frac{V_{cc}}{I_0}$, $p(t)_{max}$ occurs for $2V_{cc} \ge V_{cc} \ge V_{cc}$ and $I_o \ge I_c \ge 0$. For $V_{cc} \ge P_L \ge 0$, $p(t)_{max}$ occurs for $V_{cc} \ge V_{ce} \ge 0$ and $I_o \le I_c \le I_{cmax}$.

It should also be clear that for

- 1. $R_L = \frac{V_{CC}}{I_0}$, the maximum inst. power dissipation occurs at the quiescent point, i.e., when $v_i(t) = 0$.
- 2. R_> Vcc, the max. nist. power dissipation occurs for vi(t) <0.
- 3. PL < Vcc, the max inst power dissipation occurs for Vi(t)>0.
- 4. Regardless of the value of PL, power dissipation in Q falls of on either side of the max. inst. power dissipation point. Moreover, the reduction is symmetric about the midpoint of the load line as the parabola shown on the previous page clearly demostrates.


Example:





Vi= Vm sin wt


Sketch the instantaneous power dissipation in Q as a function of time for $V_m = 5V$ and $V_m = 10V$.

Solution: Draw the load line.









. 22

In a class-A amplifier, the transistors conduct all the sline. as a result

1. 25% efficiency is achieved at best

2. Power is wasted at standby


3. The transistors must operate at higher temperatures than necessary to deliver a prescribed power to the load.

In a class-Bamplifier, the transistors conduct half the time. as a result


1. Efficiencies as high 78.6% can be


2. No power is wasted at standby
3. The transistors operate at a lower
temperatures thereby lowering failure


Class-B emitter follower output stage



Since Vbei+Veb2=0, when one voltage is positive, the other must be negative. Heure, only one of the transistors is on at a given time; the other one is off. assume Vi>O, which assures that Q1 is on and Q2 off.









Regardless of Vi waveform

 $P_{Q_1}(t) = I_{C_1}V_{Ce_1} \cong \frac{V_0}{R_L}V_{Ce_1} = (\frac{V_{CC}-V_{Ce_1}}{R_L})V_{Ce_1}$ Vo>0 where V_{Ce_1} is in general a function of t.



Maximum dissipation in Q1 (as well in Q2) occurs when Vce's are \frac{1}{2}Vcc.



When $V_{i=0}$, $V_{ce1}=V_{cc}$, $I_{c1=0}$. for Q_1 Maximum power dissipation point is at the mid point of the load line regardless of the waveform of V_i .

For $V_i = V_m \sin \omega t$, $V_0 = V_m \sin \omega t$, $V_{cel} = V_{cc} - V_m \sin \omega t$ $I_{cl} = \begin{cases} \frac{V_m}{R_L} \sin \omega t & V_i > 0 \\ 0 & V_i < 0 \end{cases}$ $P_{RL}(t) = \frac{V_0^2}{R_L} = \frac{V_m}{R_L} \frac{3 \sin^2 \omega t}{R_L}$ $P_{Vcc}(t) = \frac{V_0}{R_L} = \frac{V_0}{R_L} \frac{V_{cc}}{R_L} \frac{V_m}{R_L} = \frac{V_0}{R_L} \frac{V_m}{R_L}$ $P_{Vcc}(t) = \frac{1}{11} \frac{V_{cc}}{R_L} \frac{V_m}{R_L} = \frac{P_0(t)}{P_0(t)}$ $M = 100 \frac{P_{RL}}{P_{Vcc}} = 100 \frac{\frac{1}{2} \frac{V_m}{R_L}}{\frac{2}{11} \frac{V_{cc}}{R_L}} = \frac{25 \pi V_m}{V_{cc}} \frac{9}{0}$ $M_{max} = M_{V_m} = V_{cc} = 25 \pi = 78.6 \frac{7}{0}$

Average power-flow diagram

$$\overline{P}_{Vcc} = \overline{P}_{Vcc} = \frac{1}{\pi} V_{Cc} \frac{V_{m}}{R_{L}}$$

$$\overline{P}_{RL} = \frac{1}{2} \frac{V_{m}^{2}}{R_{L}}$$

$$P_{QI}(t) = I_{CI}(t) V_{CEI}(t) = \frac{V_{O}(t)}{R_{L}} \left[V_{CC} - V_{O}(t) \right] \quad V_{O}(t) > 0$$

$$= \frac{V_{m}}{R_{L}} \text{ sum} t \left[V_{CC} - V_{m} \text{ sin} \omega t > 0 \right]$$

$$P_{QI}(t) = 0 \quad \text{for sin} \omega t < 0$$

$$\overline{P}_{QI} = \frac{1}{\pi} \frac{V_{m}}{R_{L}} V_{CC} - \frac{1}{4} \frac{V_{m}^{2}}{R_{L}} = \frac{V_{m}}{R_{L}} \left(\frac{V_{CC}}{\pi} - \frac{V_{m}}{4} \right)$$

$$\frac{1}{\pi} V_{CC} V_{m} / R_{L}$$

$$QI \quad V_{m} \left(\frac{V_{CC}}{\pi} - \frac{V_{m}}{4} \right)$$

$$\frac{1}{\pi} V_{CC} V_{m} / R_{L}$$

$$\frac{1}{\pi} V_{CC} V_{m} / R_{L}$$

Power dissipated in Q1 and Q2 is zero when $V_m=0$. As V_m is increased from zero, power dissipation increases and reaches a maximum value. Further increase in V_m decreases the average power dissipation. The maximum occurs when


 $\frac{V_{\text{m}} = \frac{2}{\pi} V_{\text{cc}} \text{ resulting in}}{\overline{P}_{\text{QI max}} = \frac{2}{\pi} \frac{V_{\text{cc}}}{R_{\text{L}}} \left(\frac{V_{\text{cc}} - \frac{1}{4} \frac{2}{\pi} V_{\text{cc}}}{\Pi^2 R_{\text{L}}} \right) = \frac{\overline{V_{\text{cc}}^2}}{\Pi^2 R_{\text{L}}}$


On the other hand, maximum powh delivered to the load occurs for Vm=Vcc resulting in

P L max = 2 Vcc RL

Hence Palmox = 2 P L max


Thus, for a maximum average power output of 10w, Q1 and Q2 must be able to discipate $\frac{2}{11} \times 10 \cong 2w$ of average power.





implies Ib1=Ib2=0. Hence

$$V_{3} = V_{cc} - I_{c3}R = 0$$
 $I_{c3} = \frac{V_{cc}}{R} = I_{53}e^{\frac{V_{io}}{V_{r}}}$
 $V_{io} = V_{r} \ln I_{c3}/I_{53} \approx 600 \text{ mV}$




$$V_{omax} = (1 + \beta) I_{BI} R_{L} = (1 + \beta) \left[\frac{V_{CC} - V_{BEI}}{R + (1 + \beta) R_{I}} \right] R_{L}$$

$$= \frac{V_{CC} - V_{BEI}}{R_{L} + \frac{R}{1 + \beta}} |_{R = 20K} R_{L} = \frac{0.98 (V_{CC} - V_{BEI})}{R_{L} = 10K} = \frac{0.83 (V_{CC} - V_{BEI})}{0.83 (V_{CC} - V_{BEI})}$$

Note that it is impossible to sat. QI. Even for RL very large VCEI = VCC - Vomax = VBEI.

To determine Vomin (Q3 sat)




Vomin = - Vcc + Vce3 sat + VEBZ It is impossible to sat Q2 either because

Vecz = Vomin + Vcc = VcE3 sat + VEBZ > VcE2 sat When Vo>0 (Vo<0), the base of Q1 (Q2) loads the collector of Q3. Since BNPN>BNP, the loading is unequal. This plus the exponential dependence of the transfer characteristics of the driver stage result in an overall transfer characteristic that = $\frac{V_{CC} - V_{BEI}}{R_{L} + \frac{R}{I + \beta}} |_{R=20K} \times R_{L} = \frac{0.98(V_{CC} - V_{BEI})}{0.83(V_{CC} - V_{BEI})} |_{R=20K} = \frac{0.83(V_{CC} - V_{BEI})}{0.83(V_{CC} - V_{BEI})} |_{R=20K} |_{R=20K} |_{R=160} |_{R=160}$ of R. Feedback from the output stage to the driver stage linearizes the overall characteristic.


L18: <u>Class-AB output stage</u>

In the class-A amplifier, the transistors conduct all the time. In the class-13 amplifier, the transistors conduct half the time. In the class-AB amplifies the translators are biased such that they conduct more than half the time but not all the time. The circuit given below shows how this is achieved.



The input is applied between base of a and ground. The voltage Vbb, which is produced across diode-connected transistors driver by a current source (to be shown shortly), assures that both transistors are on when Vil and hence Vbe1=Veb2 (assuming complementary

transistors so that I SHPN = I SPNP = Is). Suice the relationship $V_{bb} = V_{bei} + V_{eb2}$ is always valid, Vber = Yebr = 1/2 Ybb and therefore Vi = - 1/2. Thus, a small negative voltage must be put in to drive the output to zero for $V_i=0$, the output is slightly positive: Vo = Veb2. As Vi is increased from O, Vbei goes up while Vebz goes down but their sum remains constant at Vbb. Sure, Ic1 = Ise of and Ic2 = Ise Vr = Ise 4, we can plot both Ici and Icr as a function of Vbe, as shown below.



By contalling Vbb, the quiescent values of Ici and Ica (corresponding to Vo=0) can be conis small. In particular when $V_0=0$, $I_{c1}=I_{c2}$, tholled the larger V_{bb} , the more the I_{c2} curve is shifted to the right and therefore the more the the quiescent values of the collector currents, thus approaching class-A type of operation. On the other hand, if Vbb=0, class-B operation results.

Effect of Ybb on transfer characteristic

$$V_0 \cong R_L(I_{c_1} - I_{c_2}) = R_L I_s \left(e^{\frac{V_{be_1}}{V_T}} - e^{\frac{V_{eb_2}}{V_T}} \right)$$

$$= R_L I_s \left(e^{\frac{V_{bb} - V_{eb_2}}{V_T}} - e^{\frac{V_{eb_2}}{V_T}} \right)$$

Suice Vo=Veba+Vi, we can write

$$V_{o} = R_{L}I_{s}\left(e^{\frac{V_{bb}-V_{o}+V_{i}}{V_{T}}} - e^{\frac{V_{o}-V_{i}}{V_{T}}}\right)$$

$$= R_{L}I_{s}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}\left(e^{\frac{V_{i}-V_{o}+\frac{1}{2}V_{bb}}{V_{T}}} - e^{-\frac{V_{i}-V_{o}+\frac{1}{2}V_{bb}}{V_{T}}}\right)$$

This equation cannot be solved explicitely for Vo. However, it can be solved explicitely for Vi.

for
$$V_i$$
:
$$V_i = -\frac{1}{2}V_{bb} + V_o + V_f \sinh^{-1}\left(\frac{V_o e^{-\frac{V_{bb}}{2V_f}}}{2I_sR_L}\right)$$

This equation results in a transfer characteristic (Vo Vs Vi curve) that behaves like an odd function about $V_{i=-\frac{1}{2}}V_{bb}$.


The Y-sinh ($\sqrt{6}e^{\frac{1}{2}\frac{V_b}{V_f}}$) term is responsible for the crossover distortion. It has the most pronounced effect when $V_{bb}=0$, which of course results in class-B operation. As V_{bb} is increased from 0, this term becomes less and less significant because $e^{-\frac{1}{2}\frac{V_{bb}}{V_f}}$ becomes smaller. As a result, crossover distortion is reduced. For V_{bb} large enough, the distortion is practically eliminated. The transfer characteristic then becomes

Vo = Vi+ 12 Vbb

which represents a straight line of unity slope shifted up by ½ Vbb.

The exact equation that includes the sinh term is plotted accurately on the next page. Note the straight line behavior for Vbb large.





Requirement for reduction of crossover distortion

A measure of the amount of crossover distortion can be obtained by evaluating the slope of the transfer characteristic at 10=0 and Vi= 2 166 which represents the line of symmetry.

$$V_{0} = 2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}sinh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}\right)$$

$$\frac{dV_{0}}{dV_{i}} = 2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}\left(\frac{1-\frac{dV_{b}}{dV_{i}}}{V_{T}}\right)cosh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{T}}\right)$$

$$\frac{dV_{0}}{dV_{i}} = \frac{\left(2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}\right)cosh\left(V_{i}-V_{0}+\frac{1}{2}V_{bb}\right)/V_{T}}{1+\frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}{V_{T}}cosh\left(\frac{V_{i}-V_{0}+\frac{1}{2}V_{bb}}{V_{b}}\right)}$$

$$\frac{dV_{0}}{dV_{i}} = \frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}}{1+2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}} = \frac{1}{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}$$


$$\frac{dV_{0}}{dV_{i}} = \frac{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}}{1+2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}/V_{T}} = \frac{1}{2R_{L}I_{S}e^{\frac{1}{2}\frac{V_{bb}}{V_{T}}}}$$

The closer the value of the slope to unity at the midpoint of crassover, the less the distortion.

For various values of V_{bb} , the slope at crossover is given below for $I_S=10^{-15} A$ and $R_L=1K$.

12 V66	0.60	0.65	0.70
dVo dVi at arossoner	0.447	0.847	0.974

Except for Vbb=0, the transfer curve is not symmetric about Vi=O. As a result, as Vis is increased from 0, an input me wave of fixed amplitude will produce an output sine wave the positive portion of which progressively moves up while the lower portion remains at the same level.



As a result, for Vbb>0, the average value of the original is not O. When the crossover distation is negligible, the dc shift is \$ 166.

Generation of V_{bb} VEB VEB V_{bb} V_{cc} V_{cc}


Q3 is a current source the value of which is fixed by Q4. $I_0 = (2V_{CC} - V_{EB})/R \cdot Y_f$ we neglect the base current taken by Q1, then

Vbb = 2 Vd = 2 Vt - ln Io

Thus by changing the value of Io, Vbb can be controlled. However, if Io is made too low, the current taken by the base of QI when Vi goes to a large positive value cannot be neglected (relative to Io) particularly for heavy loads (low values of RL). Thus as Vi

goes more and more positive, a pragressively larger portion of To is shunded to the base of QI thereby reducing the current through the diodes. This results in lower Vbb for Vi>O. (For Vi<O, the base current of Q2 is supplied by the signal source Vi.) Indeed, In can become current limited if all of To is used to supply Ibi in which case $V_o=(I+\beta)I_oR_L$


Any further increase in Vi produces no change in Vo. The result is a flattening of the transfer curve as shown below.



An increase of Io or decrease in the load (larger Ri) reduces this immanted distortion for Vi large.

$$I_0 = \frac{20 - 0.6}{97} = 0.2 \text{ mA}$$


As a function of R show { Vo and Vi waveforms Voel and Vebr. Vs Vi



at $V_i = 2V$, $V_{be1} - V_{be2} = 240 \text{ mV}$. This means $I_{c1} = 10^4 I_{c2}$ if $I_{SNPN} = I_{SPNP}$.

143

More flexible control of Vbb



When $V_{0}=0$, $I_{cl}=I_{cz}$ and therefore $V_{bel}=V_{ebz}=\frac{1}{2}V_{bb}$ which occurs for $V_i=-\frac{1}{2}V_{bb}$. Assuming I_{bl} negligible relative to I_0 , we can evaluate V_{bb} .

 $V_{bb} = 2 V_T \ln \frac{I_o}{I_{SD}} = Turo \ diode \ voltages$ The resulting collector currents are $I_{C1} = I_{C2} = I_S e^{\frac{1}{2} \frac{V_{bb}}{V_T}} = I_S e^{\ln \frac{I_o}{I_{SD}}} = I_o \left(\frac{I_S}{I_{SD}}\right)$

As is generally the case, the saturation currents Is of the output transistors are larger

than the saturation currents Iso of the diades or diade connected transistors. For $I_s = 5I_{SD}$,

$$I_{c1} = I_{c2} = 5I_0$$

To make these stanby collector currents small, Io must be small. However, making To small causes premature clipping of the output waveform as Vi swings to large positive values (see discussion on p142).

To make the standby collector currents mall, we could use one diode instead of two to generate Vbb. This, however, will result in too small standby currents and therefore will produce too much crossover distortion.


What is needed is the generation of a Yob that can be adjusted to fall between one and two diode voltages. Two circuits for obtaining a wide range of control over Yob are presented and discussed on the following pages.

Assume that I_2 and I_{b1} are negligible in comparison to I_0 . This implies that $I_{c3}=I_0$. Further assume that I_{b3} is negligible relative to I_2 . Then

$$V_{bb} \frac{R_1}{R_1 + R_2} = V_{be3} = V_T ln \frac{\Gamma_{c3}}{\Gamma_s} \cong V_T ln \frac{\Gamma_o}{\Gamma_s}$$

$$V_{bb} = (1 + \frac{R_2}{R_1}) V_T \ln \frac{I_0}{I_5}$$
multiplier one diode voltage

Circuit 2



 $\underline{\text{Tf R=0}}$, $V_{\text{bes}}=0$, $I_{\text{c3}}=0$. Meglecting I_{b1} and I_{b4} relative to I_{o} , we obtain $I_{\text{c4}} \cong I_{\text{o}}$

Now suppose that R is adjusted to split To evenly between Icz and Ic4.

14

$$I_{c3} = I_{c4} = \frac{I_o}{2} \quad (I_{b4} \text{ neglected})$$

$$V_{bb} = V_{be3} + V_{be4} = 2V_{be3} \quad \text{suize } I_c's \text{ are same.}$$

$$V_{bb} = 2V_T \ln \frac{I_{c3}}{I_s} = 2V_T \ln \frac{I_{o/2}}{I_s} = 2V_T \left(\ln \frac{I_o}{I_s} - \ln 2\right)$$

$$V_{bb} = 2V_T \ln \frac{I_o}{I_o} - 36 \text{ mV}$$

$$V_{bb} = 2V_T \ln \frac{I_o}{I_s} - 36 \text{ mV}$$
two diode voltages

The resistance R required to obtain this V6b can be determined from

 $I_{c4}R \cong V_{be3}$ (I_{b3} and I_{b4} neglected) $\frac{I_o}{2}R = \frac{1}{2}V_{bb}$

$$R = \frac{V_{bb}}{I_0}$$

It can be shown that this value of R results in the largest possible V_{bb}. Any in_ crease of R beyond this value results in a slight decrease of V_{bb}.

Thus, by adjusting R any Vbb from one diode voltages

can be generated.

To obtain Vbb for any R, proceed as follows.

$$I_{o} = I_{c3} + I_{c4} \left(I_{b4} \text{ and } I_{b1} \text{ neglected}\right)$$

$$= I_{c3} + \left(\frac{I_{c3}}{R^{3}} + \frac{V_{be3}}{R}\right) \left(I_{b4} \text{ neglected}\right)$$

$$I_{o} = I_{c3} \left(1 + \frac{1}{R^{3}}\right) + \frac{V_{T}}{R} \ln \frac{I_{c3}}{I_{s}}$$

Solve this equation by trial and error for Ics. Then obtain Icy from


$$I_{c4} = I_o - I_{c3}$$

Using these values of Icz and Ic4, obtain Vbb from


$$V_{bb} = V_{be3} + V_{be4}$$

$$= V_T lu \frac{I_{c3}}{I_s} + V_T lu \frac{I_{c4}}{I_s}$$

$$V_{bb} = V_T lu \left(\frac{I_{c3}I_{c4}}{I_s^2}\right)$$





Current sources used for biasing



In

In = 19 µ A





$$\frac{|T_{15}|}{39} = \frac{V_{CC} + V_{EE} - V_{EB15} - V_{BE16}}{39}$$


$$\approx \frac{15 + 15 - 0.6 - 0.6}{39} = 0.74 \text{ mA}$$

$$\frac{|S|}{39} = 0.74 \text{ mA}$$

$$\frac{|S|}{39} = 0.74 \text{ mA}$$

$$\frac{|S|}{39} = 0.74 \text{ mA}$$

Bias Currents of the input stage



With I₁₇=19µA obtained from the previous page, we now calculate I₁₈ by assuming moteled pairs Q18 and Q19, Q1 and Q2, Q3 and Q4, Q5 and Q6. Suice the B of the NPN transistors is high, the NPN base currents will be neglected. On the other hand, the PNP base currents will be included in the calculations because their B's are not so high.

Summing currents at node P, we obtain

$$I_{18} = I_{17} \frac{\beta^2 + \beta_p}{\beta^2 + 2\beta + \beta_p} \approx I_{17} = \boxed{19\mu A}$$

$$I_{c_1} = I_{c_2} = \frac{I_{17}}{2} \left(\frac{\beta_p^2 + 3\beta_p + 2}{\beta_p^2 + 2\beta_p + 2} \right) = \frac{\beta_p = 5}{\beta_p = \infty} = \frac{10.8 \mu A}{\beta_p = \infty}$$


Thus the operating currents of Q1, Q2, Q3 and Q4 are well stabilized against variations in β .

$$I_{c5} \cong I_{c1} = I_{c6} \cong \boxed{9.5\mu\text{A}}$$

$$I_{c7} \text{ SOK} = V_{BES} + I_{c5} \times I\text{K} \qquad I_{c7} = \frac{V_7 \ln \frac{I_{c5}}{I_5} + I_{c5}}{50} = \boxed{1\mu\text{A}}$$

$$I_{s=10}^{-14}$$

Bias currents in the intermediate and output stages



Note that the base of Q8 is about two VBE above -15V. The 560µA current source fixes VBEQ (neglect IBIOA).

$$I_g = I_{SOK} + I_{BQ} = \frac{V_{BEQ} + I_{20B} I_{SOK}}{SOK} + \frac{I_{20B}}{I_q^2} \Big|_{I_q^2 = 2.50} = \frac{16\mu A}{I_{A}}$$

To determine \$\frac{1}{613}\$ and \$\frac{1}{614}\$, assume \$V_{\text{BE13}} = 612 mV\$ and check to see whether the resulting \$\frac{1}{613} + \frac{1}{614} = \frac{1}{20A} = 190\text{\$\text{\$\text{\$\text{BE13}}\$}} = \frac{1}{62} \frac{1}{40K} \Big|_{\text{\$\tex{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$

To determine $I_{CII} = I_{CIZ}$, use the relationship between the base-to-emitter voltages.

VBEII + VEBI2 = VBEI3 + VBEIH

VThn I_{CII} + VThn I_{CIZ} I_{SII} = VThn I_{CII} + VThn I_{CIZ} I_{SII} = VThn I_{CII} + VThn I_{CIZ} I_{SII} I_{SII} I_{SII} = I_{SIZ} I_{SIZ} I_{SIZ} I_{SII} I_{SIZ} I_{SI


With IC13=167µk, IC14=17µk
and Is13=Is14=\frac{1}{3}Is11=\frac{1}{3}Is12
we obtain

$$I_{CII} = I_{CI2} = 3\sqrt{I_{CI3}}I_{CI4}$$

= $3\sqrt{167 \times 17} = 160\mu A$


Note: With both inputs grounded Vo will fluctuate over wide limits. Feedback to the -input terminal stabilizes Vo.

Small-signal analysis: input stage




See also discussion guen on pp109-117.

Except for the base connection of Q7, the circuit is symmetrical about the mid line. Since signals in the collectors of Q3 and Q4 have negligible effect on their bases and emitters, modes A and B can be grounded nispite of the lack of symmetry of the lower half of the circuit. Furthermore, because Q6 mirrors the current of Q5 (ib7 can be neglected), ic6= ic5=ic3 as shown. Consequently the circuit can be drawn as shown below.



Since all collector currents (with the exception of QT) have the same do value, all $r_{\rm H}$'s and $g_{\rm m}$'s are the same.


Input equivalent faced by source 2



Vid Tan

Source vi faces

Output equivalent of the input stage



making use of the results presented on p37, we obtain

$$rop\left(1+\frac{\beta R_{1}}{r_{\Pi}+R_{1}}\right) = \frac{1}{2\pi} \frac{\frac{1}{2\pi} \beta}{\frac{1}{2\pi}+(1+\beta)R_{1}}$$

$$rop\left(1+\frac{\beta R_{2}}{r_{\Pi}+R_{2}}\right) = \frac{1}{2\pi} \frac{rid}{r_{\Pi}+(1+\beta)R_{1}}$$


$$rop\left(1+\frac{\beta R_{2}}{r_{\Pi}+R_{2}}\right) = \frac{1}{2\pi} \frac{rid}{r_{\Pi}+(1+\beta)R_{1}}$$

Suice rm>>R2 and R1 = 2m , we obtain

$$g_m = \frac{I_{c1}}{V_T} = \frac{q.5 \times 10^{-6}}{26 \times 10^{-3}} = 3.65 \times 10^{-4}$$

$$r_{\text{ON}} = \frac{V_{\text{AN}}}{I_{\text{CI}}} = \frac{120}{9.5 \times 10^{-6}} = 12.6 \text{MJL}$$

Equivalent circuit of input stage



7.3M.D. W. 0. - W. 0.

The intermediate stage

In calculating voltages and currents, assume ro's are infinite and $\beta = \beta = 250$.


 $R_{i2} = r_{118} + (1+\beta_8) \{ R_8 | 1 [r_{119} + (1+\beta_4) R_4] \}$

$$i_{cq} = \beta i_{bq} = 250 \times 0.0254 v_2 = 6.35 v_2$$

In the calculation of the output resistance Roz, we must include the output resistance 7.3 M.D. of the previous stage. First, we calculate Ro.

$$R_{B} = \frac{(7.3 M + 218)}{1 + \beta_{8}} \parallel R_{8} = \left(\frac{7300 + 406.3}{251}\right) \parallel 50 = 19 \text{ KD.}$$

So far ro's have been assumed infinite. For the calculation of Roz, however, we have to use roq = row and rozo8 = rop.



Using the results of p37, we obtain $R_c = r_{on} \left[1 + \frac{R_E \left(\beta_q + \frac{R_B + 2\pi q}{2oN} \right)}{R_B + 2\pi q + R_E} \right]$


where
$$r_{ON} = \frac{V_{AN}}{I_{CQ}} = \frac{120}{0.56} = 214.3 \text{ K} \Omega$$


$$r_{OP} = \frac{V_{AP}}{I_{C20B}} = \frac{60}{0.56} = 107.1 \text{ K} \Omega$$

$$R_{C} = 214.3 \left[1 + \frac{0.1(250 + \frac{19 + 11.6}{214.3})}{19 + 11.6 + 0.1} \right] = 388.9 \text{ K}$$


$$R_{O2} = R_{C} || r_{OP} = 388.9 || 107.1 = 84 \text{ K} \Omega$$

If we had taken ro's as infinite, the output resistance Roz would have come out infinite which is not a realistic result in comparison to the actual 84KD.






The output stage with driver



Meaninglessness of room and room



When the transistor is brased such that operation is about the quiescent point Q and does not depart too far from it, then any change along the exponential can be approximated by following the straight line tangent to the exponential at the point Q.

$$I_{b} = \frac{I_{s}}{\beta} e^{\frac{V_{be}}{V_{T}}}$$


$$\frac{dI_{b}}{dV_{be}} = \frac{I_{s}}{\beta V_{T}} e^{\frac{V_{be}}{V_{T}}} = \frac{I_{s}e^{\frac{V_{BE}}{V_{T}}}}{\beta V_{T}} = \frac{I_{B}}{V_{T}} = \frac{I_{B}}{$$

Thus $\Delta I_b = \frac{1}{2\pi} \Delta V_{be}$ or $i_b = \frac{V_{be}}{2\pi}$ (Also see discussion presented on p 11.)

As long as operation is confined to the vicinity of the quiescent point, ror has meaning and can be used in the calcu lation of small signal voltages and currents. In the class-AB output stage however, transistors all and all are operated not at or about a point but rather along a urde span of the exponential and therefore the slope changes from very high values to very low values as the sinusoidal signal goes through a cycle of operation. Therefore, to speak of a single value for ris totally meaningless and results in highly erroneous values for voltages and currents.


However, in our discussion of the class-AB output stage (see pp138-143), we saw that the transfer curve, the Vovs Vi characteristic, is quite linear if the crossover distortion is eliminated. Furthermore, the slope is practically unity. Hence, without introducing any significant error, the output stage including

the emitter-follower-driver QIOA can be assumed to have unity gain. Also the variable loading presented by the base of QIOA on the output of the intermediate stage can be considered negligible. Similarly, the loading of R_L on the output stage can be assumed to have negligible effect on the gain. Hence, the complete equivalent circuit can be put together as shown below.



It should be realized that this gain of 312000 will not stay constant since it depends on temperature, power supply voltages, common-mode level at the input and other factors. However, vary as it may, it will always be a large number, and this is what is wanted in an operational amplifier.

To stabilize the gain, use feedback



Even though not clearly defined, assume Po « R.

$$v_{2} = A_{v}v_{i}$$

$$V_{0} = A_{v}v_{i}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{2}$$

$$R_{1}$$

$$R_{3}$$

$$R_{1}$$

$$R_{2}$$

$$R_{3}$$

$$R_{4}$$

$$R_{2}$$

$$R_{3}$$

$$R_{4}$$

$$R_{3}$$

$$R_{4}$$

$$R_{5}$$

$$R_$$

$$v_{i} = \frac{\left[v_{2} - \left(v_{1} \frac{R_{2}}{R_{1} + R_{2}} + A_{v} v_{i} \frac{R_{1}}{R_{1} + R_{2}}\right)\right] R_{i}}{R_{i} + R_{1} R_{2} / (R_{1} + R_{2})}$$

$$v_{i} = \frac{\left(v_{2} - v_{1} \frac{R_{2}}{R_{1} + R_{2}}\right) \frac{R_{i}}{R_{i} + R_{1} R_{2} / (R_{1} + R_{2})}}{1 + A_{v} \frac{R_{1}}{R_{1} + R_{2}} \frac{R_{i}}{R_{i} + R_{i} R_{2} / (R_{1} + R_{2})}}$$

$$v_{o} = A_{v} v_{i}$$

$$v_{o} = \frac{v_{2} \left(1 + \frac{R_{2}}{R_{1}}\right) - v_{1} \frac{R_{2}}{R_{1}}}{1 + \frac{\left(1 + \frac{R_{2}}{R_{1}}\right)}{A_{v}} \left(1 + \frac{R_{1} R_{2}}{R_{1} + R_{2}} / R_{i}\right)}$$

As is almost invariably the case, $\frac{1+\frac{R_2}{R_1}}{Av} \ll 1 \text{ and } \frac{R_1R_2}{R_1+R_2}/P_i \ll 1, in$ which case the expression of v_0 simplifies to

The to $V_2(1+\frac{R_2}{R_1})-V_1\frac{R_2}{R_1}$ and R_i .

Which is independent of A_V for $R_1=1K\Omega$, $R_2=100K\Omega$, $A_V=312000$, and $R_i=2.7M\Omega$, we have $C=\frac{101V_2-100V_1}{1+\frac{101}{312000}\left(1+\frac{100}{101}/3700\right)}\frac{101V_2-100V_1}{1.00032}$

INDEX

Alpha & 6 Beta B 6,8,14,15 temperature dependence 9

Bias

fixed-base-current 50 fixed-collector-current 50-52 fixed collector-to-emitter voltage 53-54 power supply sensitivity 47-49, 70 stabilized 78

Cascode amplifier 43-46

Common-base amplifier 27,32

Common-collector amplifier 27,33

Common-emitter amplifier

current-source drive 22

current-source load 21,80-86

effect of source resistance 22,31

resistive load 17-20,31,79

Common-mode excitation 95-98

Crossover distortion 133,139-141

Current sources 55-76,119

Current sources

actual 55
cascode 73-74
driving grounded loads 66
elementary 56
ideal 55
integrated circuit 60-63
measurement of output
characteristics 56
miomatch 64-66
transistor 57-59
Widlan 69-73

Difference amplifiers 87-118

common-mode excitation 95-98

difference-mode excitation 95-98

common-mode-rejection ratio
97,99-100

drift 103 large signal characteristics 88-91 mismatch effects 101 offset current 104-105 159

Difference amplifiers offset voltage 101-103,105,117-118 resistance input 93,106-108 with active load 109-118 Difference current amplifier 119 Difference-mode excitation 95-98 Diode 3-5 Distortion 24-26 Drift 103 Early voltage VA 9 Ebers-Moll model 6-7 Equivalent circuit 34-39 input 34-35 output 36-39 Feedback 157 Forward active region 7 gm 13-14 Matching 77,111 Offset current 104-105 Offset voltage 101-103,105,117-118 Operational amplifier MA741 147

Operational amplifier bias currents 148-150 small-signal gair 151-157 Power amplifier 120-146 class A 120-133 class AB 138-146 class B 133-137 2m 11,14,155 20 13-15 Saturation current Is 3,6 Saluation voltage Viesat 9 Signal motation 10 Small-signal analysis 28,30 input equivalent circuit 34-35,37-38 output equivalent circuit 36-39 Thermal voltage Vr 3 Transistor, lipolar 6-17 composite 40-45 Ebers-Moll model 6-7

160

Transistor

general analysis 28

input characteristics 8-9

large-signal characteristics 6-9

matching 77,111

operating point 29

output characteristics 12-16

small-signal analysis 28,30,34-39

small-signal characterization 10-11

VBE control 142-146

Useful formulas

$$T_{\Pi} = \frac{V_{T}}{I_{B}} = \frac{26}{I_{B,\mu A}} K \Omega$$

$$Q_{m} = \frac{I_{c}}{V_{T}}$$

$$\eta_o = \frac{V_A}{I_d}$$